DG528, DG529
Vishay General Semiconductor
Document Number: 70068
S11-1029–Rev. D, 23-May-11
www.vishay.com
9
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Notes:
a. Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.
b. Electrical Parameter Chart based on V+ = 15 V, V- = - 15 V, V
R
= GND.
c. Operation below ± 8 V is not recommended.
The DG528/DG529 minimize the amount of interface hard-
ware between a microprocessor system bus and the analog
system being controlled or measured. The internal TTL com-
patible latches give these multiplexers write-only memory, that
is, they can be programmed to stay in a particular switch state
(e.g., switch 1 on) until the microprocessor determines it is
necessary to turn different switches on or turn all switches off
(see Figure 9).
The input latches become transparent when WR
is held low;
therefore, these multiplexers operate by direct command of
the coded switch state on A
2
, A
1
, A
0
. In this mode the DG528
is identical to the popular DG508A. The same is true of the
DG529 versus the popular DG509A.
During system power-up, RS
would be low, maintaining all
eight switches in the off state. After RS
returned high the
DG528 maintains all switches in the off state. When the sys-
tem program performs a write operation to the address as-
signed to the DG528, the address decoder provides a CS
active low signal which is gated with the WRITE (WR) control
signal. At this time the data on the DATA BUS (that will deter-
mine which switch to close) is stabilizing. When the WR
signal
returns to the high state, (positive edge) the input latches of
the DG528 save the data from the DATA BUS. The coded in-
formation in the A
0
, A
1
, A
2
and EN latches is decoded and the
appropriate switch is turned on.
The EN latch allows all switches to be turned off under pro-
gram control. This becomes useful when two or more DG528s
are cascaded to build 16-line and larger multiplexers.
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Tech-
nology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability
data, see http://www.vishay.com/ppg?70068.
APPLICATION HINTS
a
V+
Positive Supply Voltage
(V)
V-
Negative Supply Voltage
(V)
V
IN
Logic Input Voltage V
INH(min)
/V
INL(max)
(V)
V
S
or V
D
Analog Voltage Range
(V)
20 - 20 2.4/0.8 ± 20
15
b
- 15 2.4/0.8 ± 15
8
c
- 8 (min) 2.4/0.8 ± 8
