1. General description
The 74ABT657 high-performance BiCMOS device combines low static and dynamic
power dissipation with high speed and high output drive.
The 74ABT657 is an octal transceiver featuring non-inverting buffers with 3-state outputs
and an 8-bit parity generator/checker, and is intended for bus-oriented applications. The
buffers have a guaranteed current sinking capability of 64 mA. The Transmit/Receive input
(pin T/R) determines the direction of the data flow through the bidirectional transceivers.
Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW)
enables data from B ports to A ports.
When Output Enable input (pin OE) is HIGH, both A and B ports are high-impedance. The
parity select input (pin ODD/EVEN) allows the user to generate either an odd or even
parity output, depending on the system. Pin PARITY is an output from the
generator/checker when transmitting from port A to port B (pin T/R = HIGH) and an input
when receiving from port B to port A port (pin T/R = LOW).
In transmit mode (pin T/R = HIGH) port A is polled to determine the number of HIGH
inputs on port A. Pin PARITY output goes to the logic state determined by the setting of
pin ODD/EVEN and by the number of HIGH inputs on port A. For example, if pin
ODD/EVEN is set LOW (even parity) and the number of HIGH inputs on port A is odd, pin
PARITY output goes HIGH, transmitting even parity. If the number of HIGH inputs on port
A is even, pin PARITY output goes LOW, keeping even parity.
In receive mode (pin T/R = LOW) port B is polled to determine the number of HIGH inputs
on port B. If pin ODD/EVEN is LOW (even parity) and the number of HIGH inputs on port
B is:
Odd and pin PARITY input is HIGH, pin ERROR is HIGH, indicating no error
Even and pin PARITY input is HIGH, pin ERROR goes LOW, indicating an error
2. Features and benefits
n Combinational functions in one package
n Low static and dynamic power dissipation with high speed and high output drive
n Output capability: +64 mA and 32 mA
n Power-up 3-state
n Latch-up protection exceeds 500 mA per JESD78B class II level A
n ESD protection:
u HBM JESD22-A114F exceeds 2000 V
u MM JESD22-A115-A exceeds 200 V
74ABT657
Octal transceiver with parity generator/checker; 3-state
Rev. 03 — 15 March 2010 Product data sheet
74ABT657_3 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 03 — 15 March 2010 2 of 17
NXP Semiconductors
74ABT657
Octal transceiver with parity generator/checker; 3-state
3. Ordering information
4. Functional diagram
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74ABT657D 40 °C to +85 °C SO24 plastic small outline package; 24 leads; body width 7.5 mm SOT137-1
74ABT657DB 40 °C to +85 °C SSOP24 plastic shrink small outline package; 24 leads; body width
5.3 mm
SOT340-1
74ABT657PW 40 °C to +85 °C TSSOP24 plastic thin shrink small outline package; 24 leads; body
width 4.4 mm
SOT355-1
Fig 1. Logic symbol
001aae826
A0
2
23
11
24
1
B0
A1
B1
A2
B2
A3
B3
A4
B4
A5
B5
A6
B6
A7
B7
T/R
OE
PARITY
ERROR
ODD/EVEN
3
22
4
21
5
20
6
17
8
16
9
15
10
13
12
14
Fig 2. IEC logic symbol
001aae827
223
=
1,3[EVEN]
1,4[ODD]
0,3[EVEN
0,4]ODD
2K
G3[EVEN]
G4[ODD]
1
0
0
2
M
0 BUS B TO A
1 BUS A TO B
2 HIGH Z
322
421
520
617
816
915
10 14
20
11
24
1
12
13
74ABT657_3 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 03 — 15 March 2010 3 of 17
NXP Semiconductors
74ABT657
Octal transceiver with parity generator/checker; 3-state
Fig 3. Logic diagram
001aae828
PARITY
T/R
OE
A0
A1
A2
A3
A4
A5
A6
A7
3
4
5
6
8
9
10
11
2
1
24
PARITY
ERROR
13
12
ODD/EVEN
B0
B1
B2
B3
B4
B5
B6
B7
23
22
21
20
17
16
15
14

74ABT657PW,112

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
IC TXRX NON-INVERT 5.5V 24TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union