DS1822
15 of 21
1-WIRE SIGNALING
The DS1822 uses a strict 1-Wire communication protocol to insure data integrity. Several signal types are
defined by this protocol: reset pulse, presence pulse, write 0, write 1, read 0, and read 1. All of these
signals, with the exception of the presence pulse, are initiated by the bus master.
INITIALIZATION PROCEDURE: RESET AND PRESENCE PULSES
All communication with the DS1822 begins with an initialization sequence that consists of a reset pulse
from the master followed by a presence pulse from the DS1822. This is illustrated in Figure 13. When the
DS1822 sends the presence pulse in response to the reset, it is indicating to the master that it is on the bus
and ready to operate.
During the initialization sequence the bus master transmits (T
X
) the reset pulse by pulling the 1-Wire bus
low for a minimum of 480μs. The bus master then releases the bus and goes into receive mode (R
X
).
When the bus is released, the 5k pullup resistor pulls the 1-Wire bus high. When the DS1822 detects this
rising edge, it waits 15μs to 60μs and then transmits a presence pulse by pulling the 1-Wire bus low for
60μs to 240μs.
INITIALIZATION TIMING Figure 13
READ/WRITE TIME SLOTS
The bus master writes data to the DS1822 during write time slots and reads data from the DS1822 during
read time slots. One bit of data is transmitted over the 1-Wire bus per time slot.
WRITE TIME SLOTS
There are two types of write time slots: “Write 1” time slots and “Write 0” time slots. The bus master
uses a Write 1 time slot to write a logic 1 to the DS1822 and a Write 0 time slot to write a logic 0 to the
DS1822. All write time slots must be a minimum of 60μs in duration with a minimum of a 1μs recovery
time between individual write slots. Both types of write time slots are initiated by the master pulling the
1-Wire bus low (see Figure 14).
To generate a Write 1 time slot, after pulling the 1-Wire bus low, the bus master must release the 1-Wire
bus within 15μs. When the bus is released, the 5k pullup resistor will pull the bus high. To generate a
Write 0 time slot, after pulling the 1-Wire bus low, the bus master must continue to hold the bus low for
the duration of the time slot (at least 60μs).
LINE TYPE LEGEND
Bus master pulling low
DS1822 pulling low
Resistor
ullu
V
PU
GND
1-WIRE BUS
480μs minimum
480
s minimum
DS1822 T
X
presence pulse
60-240μs
MASTER T
X
RESET PULSE MASTER R
X
DS1822
waits 15-60μs
