9112AM-16LFT

4
ICS9112A-16
1337L—12/09/08
TM
Switching Characteristics
Notes:
1. Guaranteed by design and characterization. Not subject to 100% test.
2. REF input has a threshold voltage of 1.4V
3. All parameters expected with loaded outputs
RETEMARAPLOBMYSNOITIDNOCNIMPYTXAMSTINU
doireptuptuO1tFp03=LChtiW
00.04
)52(
5.7
)331(
sn
)zHM(
doireptupnI1tFp03=LChtiW
00.04
)52(
5.7
)331(
sn
)zHM(
elcyCytuD
1
1tDFp03=LC;V4.1taderusaeM0.040506%
elcyCytuD
1
2tD
tuoF2/DDVtaderusaeM
zHM6.66<
540555%
emiTesiR
1
1rt
:V0.2dnaV8.0neewtebderusaeM
Fp03=LC
2.15.1sn
emiTllaF
1
1ft
;V8.0dnaV0.2neewtebderusaeM
Fp03=LC
2.15.1sn
emiTesiR
1
1rt
:V0.2dnaV8.0neewtebderusaeM
Fp5=LC
1sn
emiTllaF
1
1ft
;V8.0dnaV0.2neewtebderusaeM
Fp5=LC
1sn
gnisiRFER,yaleD
TUOKLCotegdE
egdEgnisiR
,12
1rDV4.1taderusaeM0053±sp
tuptuOottuptuO
wekS
1
weksT
,dedaolyllauqestuptuollA
Fp02=LC
052sp
eciveDoteciveD
wekS
1
ksdT-ksdT
ehtno2/DDVtaderusaeM
secivedfosnipTUOKLC
0007sp
elcyCotelcyC
rettiJ
1
cycT-cycT
dedaol,zHM66.66taderusaeM
stuptuo
002sp
emiTkcoLLLP
1
KCOLt
kcolcdilav,ylppusrewopelbatS
nipFERnodetneserp
0.1sm
etulosbA;rettiJ
rettiJ
1
sbajT
selcyc000,01@
Fp03=LC
001-07001sp
amgiS-1;rettiJ
1
s1jT
selcyc000,01@
Fp03=LC
4103sp
5
ICS9112A-16
1337L—12/09/08
TM
Output to Output Skew
The skew between CLKOUT and the CLK(1-4) outputs is not dynamically adjusted by the PLL. Since CLKOUT is one
of the inputs to the PLL, zero phase difference is maintained from REF to CLKOUT. If all outputs are equally loaded,
zero phase difference will maintained from REF to all outputs.
If applications requiring zero output-output skew, all the outputs must equally loaded.
If the CLK(1-4) outputs are less loaded than CLKOUT, CLK(1-4) outputs will lead it; and if the CLK(1-4) is more loaded
than CLKOUT, CLK(1-4) will lag the CLKOUT.
Since the CLKOUT and the CLK(1-4) outputs are identical, they all start at the same time, but different loads cause
them to have different rise times and different times crossing the measurement thresholds.
REF input and
all outputs
loaded
Equally
REF input and CLK(1-4)
outputs loaded equally, with
CLKOUT loaded More.
REF input and CLK(1_4)
outputs loaded equally, with
CLKOUT loaded Less.
Timing diagrams with different loading configurations
6
ICS9112A-16
1337L—12/09/08
TM
Ordering Information
9112AM-16LFT
150 mil (Narrow Body) SOIC
Example:
Designation for tape and reel packaging
Lead Option (optional)
LF = Lead Free, RoHS Compliant
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
M = SOIC
Revision Designator
Device Type
XXXX A M PPP LFT
MIN MAX MIN MAX
A 1.35 1.75 .0532 .0688
A1 0.10 0.25 .0040 .0098
B 0.33 0.51 .013 .020
C 0.19 0.25 .0075 .0098
D
E 3.80 4.00 .1497 .1574
e
H 5.80 6.20 .2284 .2440
h 0.25 0.50 .010 .020
L 0.40 1.27 .016 .050
N
a 0°8°0°8°
VARIATIONS
MIN MAX MIN MAX
8 4.80 5.00 .1890 .1968
10-0030
1.27 BASIC 0.050 BASIC
COMMON DIMENSIONS
In Millimeters In Inches
COMMON DIMENSIONS
Reference Doc.: JEDEC Publication 95, MS-012
150 mil (Narrow Body) SOIC
N
SEE VARIATIONS SEE VARIATIONS
D mm. D (inch)
SYMBOL
SEE VARIATIONS SEE VARIATIONS
SEATING
PLANE
A1
B
A
e
.10 (.004)
h x 45°
L
C
INDEX
AREA
12
N
D
E
H

9112AM-16LFT

Mfr. #:
Manufacturer:
IDT
Description:
Clock Buffer PC BUFFER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union