932SQ425
PCIE GEN2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
IDT®
PCIE GEN2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS 19
932SQ425 REV B 042312
Test Clarification Table
Marking Diagram
Notes:
1. ###### is the lot number.
2. YYWW is the last two digits of the year and week that the part was assembled.
3. “L denotes RoHS compliant package.
4. ‘CofO’ is the country of origin.
Comments
TEST_SEL
HW P IN
TEST_MODE
HW PIN
TE ST
ENTRY BIT
B6b 6
REF/ N or
HI-Z
B6b7
OUTPUT
0 X 0 X NORMAL
10X0HI-Z
10X1REF/N
11X0REF/N
11X1REF/N
0X10HI-Z
0X11REF/N
B6b6: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION)
B6b7: 1= REF/N, Default = 0 (HI-Z)
HW S
W
Power-up w/ TEST_SEL = 1 (>2.0V) to enter test mode.
Cycle power to disable test mode.
If TEST_SEL HW pin is 0 during power-up,
test mode can be selected through B6b6.
If test mode is selected by B6b6, then B6b7
is used to select H I-Z or REF/N.
TEST_Mode pin is not used.
Cycle power to disable test mode.
ICS
932SQ425AL
######
CofO YYWW
932SQ425
PCIE GEN2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
IDT®
PCIE GEN2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS 20
932SQ425 REV B 042312
Package Outline and Package Dimensions (56-pin MLF)
Ordering Information
"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
“A” is the device revision designator (will not correlate with the datasheet revision).
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes
no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No
other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications
such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not
recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT
does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.
Part / Order Number Marking Shipping Packaging Package Temperature
932SQ425AKLF see page 19 Trays 56-pin MLF 0 to +70° C
932SQ425AKLFT Tape and Reel 56-pin MLF 0 to +70° C
Millimeters
Symbol Min Max
A0.81.0
A1 0 0.05
A3 0.25 Reference
b 0.18 0.3
e 0.50 BASIC
D x E BASIC 8.00 x 8.00
D2 MIN./MAX. 4.35 4.65
E2 MIN./MAX. 5.05 5.35
L MIN./MAX. 0.30 0.50
N56
N
D
14
N
E
14
Anvil
Singulation
-- or --
Sawn
Singulation
1
2
N
E
D
Index Area
Top View
Seating Plane
A3
A1
C
A
L
E2
E2
2
D2
D2
2
e
C0.08
(Ref)
N
D
& N
E
Odd
(Ref)
N
D
& N
E
Even
(N
D
-1)x
(Ref)
e
N
1
2
b
Thermal Base
(Typ)
If N
D
& N
E
are Even
(N
E
-1)x
(Ref)
e
e
2
932SQ425
PCIE GEN2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
IDT®
PCIE GEN2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS 21
932SQ425 REV B 042312
Revision History
Rev. Issue Date Who Description Page #
A 12/8/2011 RDW
1. Updated Phase Jitter Table to correct typo in "Conditions" column for
SAS.
2. Mark spec added
3. Move to final
8, 19
B 4/23/2012 RDW
1. Updated Rp values on Output Terminations Table from 43.2 ohms to
42.2 or 43.2 ohms to be consistent with Intel.
5

932SQ425AKLF

Mfr. #:
Manufacturer:
IDT
Description:
Clock Synthesizer / Jitter Cleaner CK420BQ
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet