74ABT16240A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 6 — 3 November 2011 3 of 14
NXP Semiconductors
74ABT16240A
16-bit inverting buffer/line driver; 3-state
5. Pinning information
5.1 Pinning
5.2 Pin description
Fig 3. Pin configuration
74ABT16240A
1OE 2OE
1Y0 1A0
1Y1 1A1
GND GND
1Y2 1A2
1Y3 1A3
V
CC
V
CC
2Y0 2A0
2Y1 2A1
GND GND
2Y2 2A2
2Y3 2A3
3Y0 3A0
3Y1 3A1
GND GND
3Y2 3A2
3Y3 3A3
V
CC
V
CC
4Y0 4A0
4Y1 4A1
GND GND
4Y2 4A2
4Y3 4A3
4OE 3OE
001aaj891
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
Table 2. Pin description
Symbol Pin Description
1OE
, 2OE, 3OE, 4OE 1, 48, 25, 24 output enable (LOW active)
1Y
0, 1Y1, 1Y2, 1Y3 2, 3, 5, 6 1 data output
GND 4, 10, 15, 21, 28, 34, 39, 45 ground (0 V)
V
CC
7, 18, 31, 42 supply voltage
2Y
0, 2Y1, 2Y2, 2Y3 8, 9, 11, 12 2 data output
3Y
0, 3Y1, 3Y2, 3Y3 13, 14, 16, 17 3 data output
4Y
0, 4Y1, 4Y2, 4Y3 19, 20, 22, 23 4 data output
4A0, 4A1, 4A2, 4A3 30, 29, 27, 26 4 data input
3A0, 3A1, 3A2, 3A3 36, 35, 33, 32 3 data input
2A0, 2A1, 2A2, 2A3 41, 40, 38, 37 2 data input
1A0, 1A1, 1A2, 1A3 47, 46, 44, 43 1 data input