8-Bit Serial-Input DMOS Power Driver
A6B595
6
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
TIMING REQUIREMENTS and SPECIFICATIONS
(Logic Levels are V
DD
and Ground)
A. Data Active Time Before Clock Pulse
(Data Set-Up Time), t
su(D)
.......................................... 20 ns
B. Data Active Time After Clock Pulse
(Data Hold Time), t
h(D)
.............................................. 20 ns
C. Clock Pulse Width, t
w(CLK)
............................................. 40 ns
D. Time Between Clock Activation
and Strobe, t
su(ST)
....................................................... 50 ns
E. Strobe Pulse Width, t
w(ST)
............................................... 50 ns
F. Output Enable Pulse Width, t
w(OE)
................................ 4.5 μs
NOTE – Timing is representative of a 12.5 MHz clock.
Higher speeds are attainable.
Serial data present at the input is transferred to the shift reg-
ister on the rising edge of the CLOCK input pulse. On succeed-
ing CLOCK pulses, the registers shift data information towards
the SERIAL DATA OUTPUT.
Information present at any register is transferred to the
respective latch on the rising edge of the STROBE input pulse
(serial-to-parallel conversion).
When the OUTPUT ENABLE input is high, the output
source drivers are disabled (OFF). The information stored in the
latches is not affected by the OUTPUT ENABLE input. With
the OUTPUT ENABLE input low, the outputs are controlled by
the state of their respective latches.
