ADT7461
http://onsemi.com
4
Table 5. ELECTRICAL CHARACTERISTICS (T
A
= −40°C to +120°C, V
DD
= 3.0 V to 5.5 V, unless otherwise noted).
Parameter
Conditions Min Typ Max Unit
Power Supply
Supply Voltage, V
DD
3.0 3.30 5.5 V
Average Operating Supply Current, I
DD
0.0625 Conversions/Sec Rate (Note 1)
Standby Mode, –40°C ≤ T
A
≤ +85°C
Standby Mode, +85°C ≤ T
A
≤ +120°C
−
−
−
170
5.5
5.5
215
10
20
mA
Undervoltage Lockout Threshold V
DD
input, disables ADC, rising edge 2.2 2.55 2.8 V
Power-On-Reset Threshold 1.0 − 2.5 V
Temperature-To-Digital Converter
Local Sensor Accuracy
−40°C ≤ T
A
≤ +100°C, 3.0 V ≤ V
DD
≤ 3.6 V − ±1.0 ±3.0 °C
Resolution − 1.0 − °C
Remote Diode Sensor Accuracy +60°C ≤ T
A
≤ +100°C,
−55°C ≤ T
D
(Note 2) ≤ +150°C, 3.0 V ≤ V
DD
≤ 3.6 V
−40°C ≤ T
A
≤ +120°C,
−55°C ≤ T
D
(Note 2) ≤ +150°C, 3.0 V ≤ V
DD
≤ 5.5 V
−
−
−
−
±1.0
±3.0
°C
Resolution − 0.25 − °C
Remote Sensor Source Current High Level (Note 3)
Middle Level (Note 3)
Low Level (Note 3)
−
−
−
96
36
6.0
−
−
−
mA
Conversion Time From stop bit to conversion complete (both channels),
one-shot mode with averaging switched on
One-shot mode with averaging off (that is, conversion
rate = 16, 32, or 64 conversions per second)
32.13
3.2
−
−
114.6
12.56
ms
Maximum Series Resistance Cancelled Resistance split evenly on both the D+ and D– inputs − 3.0 −
kW
Open-Drain Digital Outputs (THERM, ALERT/THERM2)
Output Low Voltage, V
OL
I
OUT
= −6.0 mA (Note 3) − − 0.4 V
High Level Output Leakage Current, I
OH
V
OUT
= V
DD
(Note 3) − 0.1 1.0
mA
ALERT Output Low Sink Current ALERT Forced to 0.4 V 1.0 − − mA
SMBus Interface (Note 3 and 4)
Logic Input High Voltage, V
IH
SCLK, SDATA 3.0 V ≤ V
DD
≤ 3.6 V 2.1 − − V
Logic Input Low Voltage, V
IL
SCLK, SDATA 3.0 V ≤ V
DD
≤ 3.6 V − − 0.8 V
Hysteresis − 500 − mV
SMBus Output Low Sink Current SDATA Forced to 0.6 V 6.0 − − mA
Logic Input Current, I
IH
, I
IL
−1.0 − +1.0
mA
SMBus Input Capacitance, SCLK, SDATA − 5.0 − pF
SMBus Clock Frequency − − 400 kHz
SMBus Timeout (Note 5) User Programmable − 25 64 ms
SCLK Falling Edge to SDATA Valid Time Master Clocking in Data − − 1.0
ms
1. See Table 9 for information on other conversion rates.
2. Guaranteed by characterization, but not production tested.
3. Guaranteed by design, but not production tested.
4. See the SMBUS Timing Specifications section for more information.
5. Disabled by default; see the Serial Bus Interface section for details on enabling it.
