1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Harris Corporation 1998. Copyright Intersil Americas LLC 2003, 2004. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
8-Bit, 40/60/75/80 MSPS A/D Converter
The HI5714 is a high precision, monolithic, 8-bit, Analog-to-
Digital Converter fabricated in Intersil’ advanced HBC10
BiCMOS process.
The HI5714 is optimized for a wide range of applications such as
ultrasound imaging, mass storage, instrumentation, and video
digitizing, where accuracy and low power consumption are
essential. The HI5714 is offered in 40 MSPS, 60 MSPS, and 75
MSPS sample rates.
The HI5714 delivers 0.4 LSB differential nonlinearity while
consuming only 325mW power (Typical) at 75 MSPS. The
digital inputs and outputs are TTL compatible, as well as
allowing for a low-level sine wave clock input.
Features
Sampling Rate . . . . . . . . . . . . . . . . . . . 40/60/75/80 MSPS
Low Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .325mW
7.65 ENOB at 4.43MHz
Overflow/Underflow Three-State TTL Output
Operates with Low Level AC Clock
Very Low Analog Input Capacitance
No Buffer Amplifier Required
No Sample and Hold Required
TTL Compatible I/O
Pin-Compatible to Philips TDA8714
Pb-free Available
Applications
Video Digitizing
QAM Demodulator
Digital Cable Setup Box
Tape Drive/Mass Storage
Medical Ultrasound Imaging
Communication Systems
Pinout
HI5714 (SOIC)
TOP VIEW
Ordering Information
PART
NUMBER
TEMP.
RANGE
(°C)
PACKAGE
SAMPLING
FREQUENCY
(MHz)
PKG.
DWG. #
HI5714/4CB 0 to 70 24 Ld SOIC 40 M24.3
HI5714/4CBZ
(Note)
0 to 70 24 Ld SOIC
(Pb-free)
40 M24.3
HI5714/7CB-T 0 to 70 24 Ld SOIC
Tape & Reel
75 M24.3
HI5714/7CBZ-T
(Note)
0 to 70 24 Ld SOIC
Tape & Reel
(Pb-free)
75 M24.3
HI5714EVAL 25 Evaluation Board
NOTE: Intersil Pb-free products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which is compatible with both SnPb and
Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J Std-020B.
1
2
3
4
5
6
7
8
9
10
11
12
D1
D0
NC
V
RB
NC
AGND
V
CCA
V
IN
V
RT
NC
O/UF
D7
16
17
18
19
20
21
22
23
24
15
14
13
D2
OE
V
CCO2
OGND
V
CCO1
DGND
D4
D5
D6
D3
V
CCD
CLK
FN3973.6
HI5714
Data Sheet July 2004
N
O
T
RE
C
O
M
M
E
N
D
E
D
F
O
R
N
E
W
D
E
S
I
G
N
S
N
O
R
E
C
O
M
M
E
N
D
E
D
R
E
P
L
A
C
E
M
E
N
T
c
o
n
t
a
c
t
o
u
r
T
e
c
h
n
i
c
a
l
S
u
p
p
o
r
t
C
e
n
t
e
r
a
t
1
-
8
8
8
-
I
N
T
E
RS
I
L
o
r
w
w
w
.
in
t
e
r
s
i
l
.
c
o
m
/
t
s
c
2
Functional Block Diagram
Typical Application Schematic
NOTES:
1. Pin 5 should be connected to AGND and pins 3 and 10 to DGND to reduce noise coupling into the device.
2. Analog and Digital supplies should be separated and decoupled to reduce digital noise coupling into the analog supply.
ANALOG TO DIGITAL
CONVERTER
LATCHES
TTL OUTPUTS
TTL OUTPUT
OVERFLOW/UNDERFLOW
LATCH
CLOCK DRIVER
V
CCA
CLK V
CCD
OE
V
RT
V
RB
OGND
AGND DGND
V
CCO1
V
CCO2
O/UF
V
IN
1
2
4
6
7
8
9
11
12
13
14
15
16
17
18
19
20
21
22
23
24
D7
D6
D5
D4
D3
D2
D1
D0
12
13
14
15
23
24
1
2
V
RB
HI5714
V
RT
CLK
DGND
NC
NC
AGND
V
CCA
V
CCD
D7
D6
D5
D4
D3
D2
D1
D0
as close to part as possible.
1nF and 0.1F CAPS are placed
CLOCK
V
IN
NC
V
IN
OGND
V
CCO
V
CCO
+5VA
O/UF
BNC
DGND
AGND
OE
11
19
21
18
20
3
17
10
16
9
4
8
7
5
6
22
3.6V
1.3V
+5VA
+5VD
1nF
0.1F
1nF 0.1F
0.1
0.1
-
+
-
+
-
+
HI5714
3
Absolute Maximum Ratings T
A
= 25
o
C Thermal Information
V
CCA
, V
CCD
, V
CCO
. . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6.0V
V
CCA
- V
CCD
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±0.3V
V
CCO
- V
CCD
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±0.3V
V
CCA
- V
CCO
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±0.3V
V
IN
, V
CLK
, V
RT
, V
RB
, OE . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6.0V
I
OUT
, Digital Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA
Input Current, All Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1mA
Digital I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . OGND to V
CCO
Operating Conditions
Temperature Range
HI5714/XCB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0
o
C to 70
o
C
Thermal Resistance (Typical, Note 1)
JA
(
o
C/W)
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Maximum Junction Temperature (Plastic Package) . . . . . . . .150
o
C
Maximum Storage Temperature Range. . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300
o
C
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications V
CCA
= V
CCD
= V
CCO
= +5V; V
RB
= 1.3V; V
RT
= 3.6V; T
A
= 25
o
C, Unless Otherwise Specified
PARAMETER TEST CONDITION MIN TYP MAX UNITS
CLOCK (Referenced to DGND) (Note 2)
Logic Input Voltage Low, V
IL
0 - 0.8 V
Logic Input Voltage High, V
IH
2.0 - V
CCD
V
Logic Input Current Low, I
IL
V
CLK
= 0.4V -400 - - A
Logic Input Current High, I
IH
V
CLK
= 2.7V - - 300 A
Input Impedance, Z
IN
f
CLK
= 75MHz (Note 9) - 2 - k
Input Capacitance, C
IN
f
CLK
= 75MHz (Note 9) - 4.5 - pF
OE (Referenced to DGND)
Logic Input Voltage Low, V
IL
0 - 0.8 V
Logic Input Voltage High, V
IH
2.0 - V
CCD
V
Logic Input Current Low, I
IL
V
IL
= 0.4V -400 - - A
Logic Input Current High, I
IH
V
IH
= 2.7V - - 20 A
V
IN
(Referenced to AGND)
Input Current Low, I
IL
V
IN
= 1.2V - 0 - A
Input Current High, I
IH
V
IN
= 3.5V - 100 180 A
Input Impedance, Z
IN
f
IN
= 4.43MHz - 10 - k
Input Capacitance, C
IN
f
IN
= 4.43MHz - 14 - pF
REFERENCE INPUT
Bottom Reference Range, V
RB
1.2 1.3 1.6 V
Top Reference Range, V
RT
3.5 3.6 3.9 V
Reference Range, V
REF
(V
RT
- V
RB
) 1.9 2.3 2.7 V
Reference Current, I
REF
- 10 - mA
Reference Ladder Resistance, R
LAD
- 240 -
R
LADTC
- 0.24 - /
o
C
Bottom Offset Voltage, V
OB
(Note 5) - 255 - mV
V
OBTC
(Note 5) - 136 - V/
o
C
Top Offset Voltage, V
OT
(Note 5) - -300 - mV
V
OTTC
(Note 5) - 480 - V/
o
C
HI5714

HI5714/4CB

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet