6
Switching Specications
Over recommended operating (T
A
= -40°C to 105°C), I
F
= 3mA, (2.25V ≤ V
CC
≤
24V), unless otherwise specied.
Parameter Symbol Min Typ Max Units Test Conditions Fig.
Propagation Delay Time
to Logic Low at Output
t
PHL
0.2 0.5
µs
T
A
=25°C V
CC
= 2.5 V, R
L
= 560Ω 14
0.2 1
µs
6a, 14
0.2 0.5
µs
T
A
=25°C V
CC
= 3.3 V, R
L
= 1.2kΩ 14
0.2 1
µs
6b, 14
0.22 0.5
µs
T
A
=25°C V
CC
= 5.0 V, R
L
= 1.9kΩ 14
0.22 1
µs
7, 14
0.33 0.7
µs
T
A
=25°C V
CC
= 24V, R
L
= 10kΩ 14
0.33 1.3
µs
8, 14
Propagation Delay Time
to Logic High at Output
t
PLH
0.38 0.8
µs
T
A
=25°C V
CC
= 2.5 V, R
L
= 560Ω 14
0.38 1.2
µs
6a, 14
0.38 0.8
µs
T
A
=25°C V
CC
= 3.3 V, R
L
= 1.2kΩ 14
0.38 1.2
µs
6b, 14
0.31 0.7
µs
T
A
=25°C V
CC
= 5.0 V, R
L
= 1.9kΩ 14
0.31 1
µs
7, 14
0.3 0.7
µs
T
A
=25°C V
CC
= 24V, R
L
= 10kΩ 14
0.3 1
µs
8, 14
Pulse Width Distortion
[2]
PWD 0.18 0.8
µs
T
A
=25°C V
CC
= 2.5 V, R
L
= 560Ω 14
0.18 1.2
µs
14
0.18 0.8
µs
T
A
=25°C V
CC
= 3.3 V, R
L
= 1.2kΩ 14
0.18 1.2
µs
14
0.1 0.7
µs
T
A
=25°C V
CC
= 5.0V, R
L
= 1.9kΩ 14
0.1 1
µs
14
0.1 0.7
µs
T
A
=25°C V
CC
= 24V, R
L
= 10kΩ 14
0.1 1
µs
14
Propagation Delay
Dierence Between
Any two Parts
[3]
tpsk 0.18 0.7
µs
T
A
=25°C V
CC
= 2.5 V , R
L
= 560Ω 14
0.18 0.7
µs
T
A
=25°C V
CC
= 3.3 V , R
L
= 1.2kΩ 14
0.1 0.6
µs
T
A
=25°C V
CC
= 5.0V, R
L
= 1.9kΩ 14
0.1 0.6
µs
T
A
=25°C V
CC
= 24V, R
L
= 10kΩ 14
Common Mode
Transient Immunity at
Logic High Output
[4]
|CM
H
| 15 25
kV/µs
T
A
=25°C V
CM
= 1500V, I
F
= 0mA, R
L
= 560Ω,
1.2kΩ or 1.9kΩ, V
CC
= 2.5 V or 3.3V or
5V
15
Common Mode
Transient Immunity at
Logic Low Output
[5]
|CM
L
| 15 20
kV/µs
T
A
=25°C V
CM
= 1500V, I
F
= 3mA, R
L
= 1.2kΩ, V
CC
= 5V
15
10 15
kV/µs
T
A
=25°C V
CM
= 1500V, I
F
= 3mA, R
L
= 560Ω or
1.2kΩ, V
CC
= 2.5V or 3.3V
15
Notes:
1. CURRENT TRANSFER RATIO in percent is dened as the ratio of output collector current, I
O
, to the forward LED input current, I
F
, times 100%.
2. Pulse Width Distortion (PWD) is dened as |t
PHL
- t
PLH
| for any given device.
3. The dierence between t
PLH
and t
PHL
between any two parts under the same test condition. (See IPM Dead Time and Propagation Delay
Specications section.)
4. Common transient immunity in a Logic High level is the maximum tolerable (positive) dV
CM
/dt on the rising edge of the common mode pulse, V
CM
,
to assure that the output will remain in a Logic High state (i.e., V
O
> 2.0 V).
5. Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) dV
CM
/dt on the falling edge of the common mode
pulse signal, V
CM
to assure that the output will remain in a Logic Low state (i.e., V
O
< 0.8 V).