MAX512/MAX513
Low-Cost, Triple, 8-Bit Voltage Output DACs
with Serial Interface
_______________________________________________________________________________________
7
____________________________Typical Operating Characteristics (continued)
(T
A
= +25°C, unless otherwise noted.)
A
POSITIVE SETTLING TIME (DAC A)
20µs/div
V
DD
= 3V, V
SS
= 0V, REFAB = V
DD,
R
L
= 1k , C
L
= 0.1µF
ALL BITS OFF TO ALL BITS ON
B 
A: CS, 2V/div
B: OUTA, 20mV/div 
A
POSITIVE SETTLING TIME (DAC C)
10µs/div
V
DD
= 3V, V
SS
= 0V, REFC = V
DD,
R
L
=  , C
L
= 122pF
ALL BITS OFF TO ALL BITS ON
B
A: CS, 2V/div
B: OUTC, 20mV/div
A
POSITIVE SETTLING TIME (DAC B)
20µs/div
V
DD
= 3V, V
SS
= 0V, REFAB = V
DD,
R
L
= 10k , C
L
= 0.01µF
ALL BITS OFF TO ALL BITS ON
B
A: CS, 2V/div
B: OUTB, 20mV/div
A
POSITIVE SETTLING TIME WITH DUAL SUPPLIES
10µs/div
V
DD
= 5V, V
SS
= -5V, REFAB = 2.56V, R
L
= 1k , C
L
= 0.1µF
ALL BITS OFF TO ALL BITS ON
B
A: CS, 5V/div
B: OUTA, 10mV/div
MAX512/MAX513
Low-Cost, Triple, 8-Bit Voltage-Output DACs
with Serial Interface
8 _______________________________________________________________________________________
A
TIME EXITING SHUTDOWN MODE
20µs/div
V
DD
= 3V, V
SS
= 0V, REFAB = V
DD,
R
L
= 1k , C
L
= 0.1µF
DAC LOADED WITH ALL 1s
B
A: CS, 2V/div 
B: OUTA, 1V/div
_____________________________Typical Operating Characteristics (continued)
(T
A
= +25°C, unless otherwise noted.)
OUTA, 
200µV/div
OUTPUT VOLTAGE NOISE DC TO 1MHz
2ms/div
DIGITAL CODE = 80, REFAB = V
DD,
NO LOAD
______________________________________________________________Pin Description
DAC B Output Voltage (Buffered). Resets to full scale. Connect 0.01µF capacitor or greater to GND.
OUTB9
DAC C Output Voltage (Unbuffered). Resets to zero.OUTC10
DAC C Reference VoltageREFC11
DAC A/B Reference VoltageREFAB12
Internally connected. Do not make connections to this pin.I.C.13
Positive Power Supply (2.7V to 5.5V). Bypass with 0.22µF to GND.V
DD
5
GroundGND6
Negative Power Supply 0V or (-1.5V to -5.5V). Tie to GND for single supply operation. If a negative supply
is applied, bypass with 0.22µF to GND.
V
SS
7
DAC A Output Voltage (Buffered). Resets to full scale. Connect 0.1µF capacitor or greater to GND.
OUTA8
Asynchronous reset input (active low). Clears all registers to their default state (FFhex for DAC A and
DAC B registers); all other registers are reset to 0 (including the input shift register).
R
E
S
E
T
4
Serial Clock Input. Data is clocked in on the rising edge of SCLK.SCLK3
PIN
Chip Select (active low). Enables data to be shifted into the 16-bit shift register. Programming commands
are executed at the rising edge of
C
S
.
C
S
2
Serial Data Input of the 16-bit shift register. Data is clocked into the register on the rising edge of SCLK.DIN
1
FUNCTIONNAME
14 LOUT Logic Output (latched)
MAX512/MAX513
Low-Cost, Triple, 8-Bit Voltage-Output DACs
with Serial Interface
_______________________________________________________________________________________ 9
_______________Detailed Description
Analog Section
The MAX512/MAX513 contain three 8-bit, voltage-out-
put, digital-to-analog converters (DACs). The DACs are
“inverted” R-2R ladder networks using complementary
switches that convert 8-bit digital inputs into equivalent
analog output voltages in proportion to the applied ref-
erence voltages.
The MAX512/MAX513 have two reference inputs: one is
shared by DAC A and DAC B and the other is used by
DAC C. These inputs allow different full-scale output
voltages and different output voltage polarities for the
DAC pair A/B and DAC C.
The MAX512/MAX513 include output buffer amplifiers
for DACs A and B and input logic for simple micro-
processor (µP) and CMOS interfaces.
The MAX512/MAX513 operate in either single-supply or
dual-supply mode, as determined by V
SS
. If V
SS
is with-
in approximately -0.5V of GND, single-supply mode is
assumed. If V
SS
is below -1.5V, the devices are in dual-
supply mode.
Reference Inputs and DAC Output Range
The voltage at REF_ sets the full-scale output of the
DACs. The input impedance of the REF_ inputs is code
dependent. The lowest value, approximately 12kfor
REFC (8kfor REFAB), occurs when the input code is
01010101 (55hex). The maximum value of infinity
occurs when the input code is zero.
In shutdown mode, the selected DAC output is set to
zero while the value stored in the DAC register remains
unchanged. This removes the load from the reference
input to save power. Bringing the MAX512/MAX513 out
of shutdown mode restores the DAC output voltage.
Because the input resistance at REF_ is code depen-
dent, the DAC’s reference sources should have an out-
put impedance of no more than 5. The input capaci-
tance at the REF_ pins is also code dependent and
typically does not exceed 25pF.
The reference voltage on REFAB can range anywhere
between the supply rails. In dual-supply mode, a posi-
tive reference input voltage on REFAB should be less
than (V
DD
- 1.5V) to avoid saturating the buffer ampli-
fiers. The reference voltage includes the negative sup-
ply rail. See the
Output Buffer Amplifier
section for more
information. The REFC input accepts positive voltages
up to V
DD
and should not be forced below ground.
The absolute difference between any reference voltage
and GND should not exceed 6V.
Output Buffer Amplifiers (DAC A / DAC B)
DAC A and DAC B voltage outputs are internally
buffered. The buffer amplifiers have a rail-to-rail
(V
SS
to V
DD
) output voltage range.
In single-supply mode, the DAC outputs A and B are
internally divided by two and the buffer is set to a gain
of two, eliminating the need for a buffer input voltage
range to the positive supply rail.
In dual-supply mode, the DAC outputs are not attenuat-
ed and the buffer is set to unity gain.
Although only necessary for negative output voltages,
the dual-supply mode may be used even if the desired
DAC output voltage is positive. Possible errors associ-
ated with the divide-by-two attenuator and gain-of-two
buffers in single-supply mode are eliminated in dual-
supply mode. In this case, do not use reference volt-
ages higher than (V
DD
- 1.5V).
DAC A’s output amplifier can source and sink up to 5mA
of current (0.5mA for DAC B buffer). See the Total
Unadjusted Error vs. Digital Code graph in the
Typical
Operating Characteristics
for dual and single supplies.
The amplifier is unity-gain stable with a capacitive load of
0.05µF (0.01µF for DAC B buffer) or greater. The slew
rate is limited by the load capacitor and is typically
0.1V/µs with a 0.1µF load (0.01µF for DAC B buffer).
Unbuffered Output (DAC C)
The output of DAC C is unbuffered and has a typical out-
put impedance of 24k. It can be used to drive a high-
impedance load, such as an op amp or comparator, and
has 35µs typical settling time to 1/2LSB with a single 3V
supply. Use DAC C if a quick dynamic response is
required.
Figure 1. DAC Simplified Circuit Diagram
2R 2R 2R 2R 2R
RRR
REF
GND
OUT
SHOWN FOR ALL 1s ON DAC; DAC C IS NOT BUFFERED

MAX513ESD

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Digital to Analog Converters - DAC Low-Cost, Triple, 8-Bit Voltage-Output DACs with Serial Interface
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union