I
NTEGRATED
C
IRCUITS
D
IVISION
IX4340
R05 www.ixysic.com 7
3 Manufacturing Information
3.1 Moisture Sensitivity
All plastic encapsulated semiconductor packages are susceptible to moisture ingression. IXYS Integrated
Circuits Division classifies its plastic encapsulated devices for moisture sensitivity according to the latest
version of the joint industry standard, IPC/JEDEC J-STD-020, in force at the time of product evaluation.
We test all of our products to the maximum conditions set forth in the standard, and guarantee proper
operation of our devices when handled according to the limitations and information in that standard as well as to any
limitations set forth in the information or standards referenced below.
Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced
product performance, reduction of operable life, and/or reduction of overall reliability.
This product carries a Moisture Sensitivity Level (MSL) classification as shown below, and should be handled
according to the requirements of the latest version of the joint industry standard IPC/JEDEC J-STD-033.
3.2 ESD Sensitivity
This product is ESD Sensitive, and should be handled according to the industry standard JESD-625.
3.3 Soldering Profile
Provided in the table below is the Classification Temperature (T
C
) of this product and the maximum dwell time the
body temperature of this device may be (T
C
- 5)ºC or greater. The classification temperature sets the Maximum Body
Temperature allowed for this device during lead-free reflow processes. For through-hole devices, and any other
processes, the guidelines of J-STD-020 must be observed.
3.4 Board Wash
IXYS Integrated Circuits Division recommends the use of no-clean flux formulations. Board washing to reduce or
remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to
prevent damage to the device. These precautions include but are not limited to: using a low pressure wash and
providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing
process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature
and duration necessary to remove the moisture trapped within the package is the responsibility of the user
(assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be
used. Additionally, the device must not be exposed to flux or solvents that are Chlorine- or Fluorine-based.
Device Moisture Sensitivity Level (MSL) Classification
IX4340N & IX4340NE MSL 1
IX4340UE MSL 2
Device
Classification Temperature (T
C
) Dwell Time (t
p
)
Max Reflow Cycles
IX4340N, IX4340NE, & IX4340UE 260°C 30 seconds 3
I
NTEGRATED
C
IRCUITS
D
IVISION
8 www.ixysic.com R05
IX4340
3.5 Mechanical Dimensions
3.5.1 IX4340NE Package Dimensions
3.5.2 IX4340N Package Dimensions
Dimensions
MIN / MAX
1.70 MAX
(0.067 MAX)
1.25 MIN
(0.049 MIN)
0 / 0.15
(0 / 0.006)
0.10
(0.004)
4
4.80 / 5.00
(0.189 / 0.197)
TOP VIEW
PIN #1
5.80 / 6.20
(0.228 / 0.244)
5
3.80 / 4.00
(0.150 / 0.157)
0.31 / 0.51
(0.012 / 0.020)
8x
BOTTOM VIEW
1.94 / 2.29
(0.076 / 0.090)
1.94 / 2.29
(0.076 / 0.090)
SEATING PLANE
GAUGE PLANE
8°- 0°
0.10 / 0.25
(0.004 / 0.010)
0.40 / 1.27
(0.016 / 0.050)
A
0.25
(0.010)
PCB Land Pattern
1.55
(0.061)
0.60
(0.024)
3.85
(0.152)
2.11
(0.083)
A
6x
1.27
0.05
Notes:
1. Controlling dimension: millimeters.
2. All dimensions are in mm (inches).
3. This package conforms to JEDEC Standard MS-012, variation BA, Rev. F.
4. Dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15mm per end.
5. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
6. The thermal pad on the bottom of the device may be connected to GND or left floating; it must not be connected to any other signal.
The thermal pad is not intended to carry current.
7. Lead thickness includes plating.
2.11
(0.083)
Dimensions
MIN / MAX
1.75 MAX
(0.069 MAX)
1.25 MIN
(0.049 MIN)
0.10 / 0.25
(0.004 / 0.010)
0.10
(0.004)
4
4.80 / 5.00
(0.189 / 0.197)
TOP VIEW
PIN #1
5.80 / 6.20
(0.228 / 0.244)
5
3.80 / 4.00
(0.150 / 0.157)
0.31 / 0.51
(0.012 / 0.020)
8x
SEATING PLANE
GAUGE PLANE
8°- 0°
0.10 / 0.25
(0.004 / 0.010)
0.40 / 1.27
(0.016 / 0.050)
A
0.25
(0.010)
PCB Land Pattern
1.55
(0.061)
0.60
(0.024)
3.75
(0.148)
A
Notes:
1. Controlling dimension: millimeters.
2. All dimensions are in mm (inches).
3. This package conforms to JEDEC Standard MS-012, variation AA, Rev. F.
4. Dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15mm per end.
5. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
6. Lead thickness includes plating.
6x
1.27
0.05
I
NTEGRATED
C
IRCUITS
D
IVISION
IX4340
R05 www.ixysic.com 9
3.5.3 IX4340NTR & IX4340NETR Tape & Reel Dimensions
3.5.4 IX4340UE Package Dimensions
P1=8.00
A
0
=6.50
W=12.0±0.3
K
0
=2.10
K
1
=1.70
B
0
=5.20
Notes:
1. 10 sprocket hole pitch cumulative tolerance ±0.2.
2. Camber in compliance with EIA 481.
3. Pocket position relative to sprocket hole measured
as true position of pocket, not pocket hole.
4. All dimensions in millimeters.
330 DIA.
(13.00 inch DIA)
Embossed Carrier
Embossment
EE1
b e
D
A1
A2
A
0.10
D1
E2
‘A’
c
Gauge plane
Seating plane
L
L1
0.25
H
Notes:
1. JEDEC outline: Thermally enhanced: MO-187 AA-T.
2. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per end.
3. Dimension “b” does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm total in excess of the “b dimension at maximum
material condition. The dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and an adjacent lead shalll
not be less than 0.07mm.
4. D and E1 dimensions are determined at datum .
5. The thermal pad on the bottom of the device may be connected to GND or left floating; it must not be connected to any other signal.
The thermal pad is not intended to carry current.
H
Detail ‘A’
V
W
X
Y
Z
Recommended PCB Land Pattern
A
A1
A2
b
c
D
D1
E
E1
E2
e
L
L1
V
W
X
Y
Z
MIN
-
0.00
0.75
0.22
0.08
1.42
1.38
0.40
-
-
-
-
-
MILLIMETERS
NOM
-
-
0.85
-
-
3.00 BSC
-
4.90 BSC
3.00 BSC
-
0.65 BSC
0.60
0.95 REF
-
4.30
1.70
0.45
1.90
1.35
MAX
1.10
0.15
0.95
0.38
0.23
1.93
1.73
0.80
8º
-
-
-
-
-
MIN
-
0.00
0.030
0.009
0.003
0.056
0.054
0.016
-
-
-
-
-
INCHES
NOM
-
-
0.033
-
-
0.118 BSC
-
0.193 BSC
0.118 BSC
-
0.026 BSC
0.024
0.037 REF
-
0.169
0.067
0.018
0.075
0.053
MAX
0.043
0.006
0.037
0.015
0.009
0.076
0.068
0.031
8º
-
-
-
-
-
LAND PATTERN

IX4340NE

Mfr. #:
Manufacturer:
Littelfuse
Description:
Gate Drivers Dual 5A Gate Driver IC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet