NTS0102-Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 1 — 27 February 2013 14 of 21
NXP Semiconductors
NTS0102-Q100
Dual supply translating transceiver; open drain; auto direction sensing
The gate bias voltage of the pass gate transistor (T3) is set at approximately one
threshold voltage above the V
CC
level of the low-voltage side. During a LOW-to-HIGH
transition, the output one-shot accelerates the output transition by switching on the PMOS
transistors (T1, T2). This action bypasses the 10 k pull-up resistors and increases
current drive capability. The one-shot is activated once the input transition reaches
approximately V
CCI
/2. It is de-activated approximately 50 ns after the output reaches
V
CCO
/2. During the acceleration time, the driver output resistance is between
approximately 50 and 70 . To avoid signal contention and minimize dynamic I
CC
,
before applying a signal in the opposite direction, wait for the one-shot circuit to turn-off.
Pull-up resistors are included in the device for DC current sourcing capability.
14.3 Input driver requirements
As the NTS0102-Q100 is a switch type translator, properties of the input driver directly
affect the output signal. The external open-drain or push-pull driver applied to an I/O,
determines the static current sinking capability of the system. The max data rate,
HIGH-to-LOW output transition time (t
THL
) and propagation delay (t
PHL
) are dependent
upon the output impedance and edge-rate of the external driver. The limits provided for
these parameters in the data sheet assume a driver with output impedance below 50 is
used.
14.4 Output load considerations
The maximum lumped capacitive load that can be driven is dependant upon the one-shot
pulse duration. In cases with very heavy capacitive loading, there is a risk that the output
does not reach the positive rail within the one-shot pulse duration.
To avoid excessive capacitive loading and to ensure correct triggering of the one-shot,
use short trace lengths and low capacitance connectors on NTS0102-Q100 PCB layouts.
To ensure low impedance termination and avoid output signal oscillations and one-shot
retriggering, limit the length of the PCB trace. The PCB trace should be such that the
round-trip delay of any reflection is within the one-shot pulse duration (approximately 50
ns).
14.5 Power-up
During operation V
CC(A)
must never be higher than V
CC(B)
, however during power-up
V
CC(A)
V
CC(B)
does not damage the device, so either power supply can be ramped up
first. There is no special power-up sequencing required. The NTS0102-Q100 includes
circuitry that disables all output ports when either V
CC(A)
or V
CC(B)
is switched off.
14.6 Enable and disable
An output enable input (OE) is used to disable the device. Setting OE = LOW causes all
I/Os to assume the high-impedance OFF-state. The disable time (t
dis
with no external
load) indicates the delay between when OE goes LOW and when outputs actually
become disabled. The enable time (t
en
) indicates the amount of time to allow for one
one-shot circuit to become operational after OE is taken HIGH. To ensure the
high-impedance OFF-state during power-up or power-down, pin OE should be tied to
GND through a pull-down resistor. The current-sourcing capability of the driver determines
the minimum value of the resistor.
