NB2305A
http://onsemi.com
4
Table 5. SWITCHING CHARACTERISTICS (Commercial and Industrial) (Note 4)
Parameter Description Test Conditions Min Typ Max Unit
1/t
1
Output Frequency 30 pF load
10 pF load
15
15
100
133.33
MHz
1/t
1
Duty Cycle = (t
2
/ t
1
) * 100 (1, 1H)
(1H)
Measured at 1.4 V, F
OUT
= 66.67 MHz
< 50 MHz
40
45
50
50
60
55
%
t
3
Output Rise Time (1)
(1H)
Measured between 0.8 V and 2.0 V 2.5
1.5
ns
t
4
Output Fall Time (1)
(1H)
Measured between 2.0 V and 0.8 V 2.5
1.5
ns
t
5
OutputtoOutput Skew All outputs equally loaded 250 ps
t
6
Delay, REF Rising Edge to CLKOUT
Rising Edge
Measured at V
DD
/2 0 ±350 ps
t
7
DevicetoDevice Skew Measured at V
DD
/2 on the CLKOUT pins of
the device
0 700 ps
t
J
CycletoCycle Jitter Measured at 66.67 MHz, loaded outputs 200 ps
t
LOCK
PLL Lock Time Stable power supply, valid clock presented
on REF pin
1.0 ms
tr
in
REF Input Rise Time Measured between 0.8 V to 2.0 V 1.0 ns
tf
in
REF Input Rise Fall Time Measured between 2.0 V to 0.8 V 1.0 ns
4. All parameters specified with loaded outputs.
NB2305A
http://onsemi.com
5
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero
Delay between input and output. Since the CLKOUT pin is
the internal feedback to the PLL, its relative loading can
adjust the inputoutput delay.
For applications requiring zero inputoutput delay, all
outputs, including CLKOUT, must be equally loaded. Even
if CLKOUT is not used, it must have a capacitive load equal
to that on other outputs, for obtaining zeroinputoutput
delay.
SWITCHING WAVEFORMS
Figure 3. Duty Cycle Timing
1.4 V 1.4 V 1.4 V
t
1
t
2
Figure 4. All Outputs Rise/Fall Time
t
3
OUTPUT
2.0 V
0.8 V
t
4
2.0 V
0.8 V
3.3 V
0 V
1.4 V
1.4 V
t
5
Figure 5. Output Output Skew
OUTPUT
OUTPUT
t
6
INPUT
OUTPUT
Figure 6. Input Output Propagation Delay
V
DD
2
V
DD
2
Figure 7. Device Device Skew
t
7
CLKOUT, Device 1
V
DD
2
V
DD
2
CLKOUT, Device 2
NB2305A
http://onsemi.com
6
TEST CIRCUITS
V
DD
V
DD
C
LOAD
GND GND
OUTPUTS
Figure 8. Test Circuit #1
10 pF
0.1 F
0.1 F
V
DD
V
DD
GND GND
OUTPUTS
0.1 F
0.1 F
1 k
1 k
Figure 9. Test Circuit #2
For parameter t
8
(output slew rate) on 1H devices
V
DD
CLKOUT

NB2305AC1DG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Phase Locked Loops - PLL 3.3V Five Output Zero Delay Buffer
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union