73S8014R/RN/RT 20SO Demo Board User Manual UM_8014_010
10 Rev. 1.0
3 Use of the Board: Hardware
3.1 Board Description: Jumpers, Switches and Test Points
The items described in the following tables refer to the flags in Figure 2.1
Table 1: Demo Board Description
Item #
(Figure
2.1)
Schemati
c & PCB
Silk-print
Reference
Name Use
1 J2 Board 5V
supply and
host digital
interface
Connector that gathers the 5V supply of the board, the
73S8014R/RN/RT data interface (IOUC), external clock (SCLK)
and interrupt (OFF) pins. Note that the external clock (SCLK) can
be left open when JP1 is in position XTAL.
Also note that the 5V power supply pin can be left open when JP2
is in position 3.3V (= support of 3V cards only).
2 JP3 VDD Select Jumper to select the digital voltage, between 5V or 3.3V This
setting defines the interfacing voltage with the host microcontroller.
It also provides internal supply voltage for internal circuitry to the
73S8014R/RN/RT.
The default setting is in the 3.3V position.
3
4
5
9
TP7
TP5
TP3
TP4
Test Points:
CLK
RST
VCC
I/O
2-pin test points for each respective smart card signal. The pin
label name is the respective signal (i.e. VCC, CLK) and the other
pin is GND.
6 J4 Board 3.3V
supply and
digital control
signals
Connector that gathers the 3.3V supply of the board, the
73S8014R/RN/RT host control signal pins RSTIN, CMDVCC /
CMDVCC%, 5V/#V / CMDVCC#, CLKDIV2 and CLKDIV1.
Note that the 3.3V power supply pin can be left open when JP3 is
in position 5V.
7 TP1 PIN12
(VDDF_ADJ)
VDD voltage fault adjustment. Pin to the left is connected to the
VDDF_ADJ pin of the 73S8014R/RN/RT and the pin to the right is
GND. When either a resistor R3, or a resistor network R1 and R3
is populated on the board, it adjusts the VDD fault level that
internally triggers a card deactivation sequence.
By default, the resistors R1 and R3 are not connected. It provides
a VDD fault level of 2.3V typical (internally set to the
73S8014R/RN/RT).
Refers to the 73S8014R/RN/RT Data Sheet for further information
about VDD fault level and determination of these resistor values.
8 J6 Smart Card
Connector
SIM/SAM smart card format connector.
Note that J6 is wired is parallel to the smart card connector J5
(underneath the PCB). No SIM/SAM should be inserted when
using the credit-card size connector J5.
10 JP1 Clock
selection.
Jumper to select between a crystal and external clock as the
frequency reference to the device. The default setting is for a
crystal.
11 J5 Smart Card
Connector
Smart card connector.
When inserting a card (credit card size format), contacts must face
up.
