UM_8014_010 73S8014R/RN/RT 20SO Demo Board User Manual
Rev. 1.0 7
Figure 2: 73S8014R/RN/RT Demo Board: Basic Connections
1
V
DD
Power Supply:
+2.7V to +3.6V
(3.3V Typ.) / 50mA
V
PC
Power
Supply:
+4.5V to +5.5V
(5V Typ.)
/200mA
2
CKDIV2
CKDIV1
RSTIN
CMDVCC / CMDVCC%
GND
VDD
5V/#V / CMDVCC#
GND
VPC
SCLK
External clock source. JP1
must be in position SCLK
when use of an external
clock. Otherwise, pin
SCLK can be left open.
OFF
IOUC
UM_8014_010 73S8014R/RN/RT 20SO Demo Board User Manual
Rev. 1.0 9
2 Design Considerations
2.1 General Layout Rules
Keep the CLK signal as short as possible and with few bends in the trace. Keep route of the CLK trace to
one layer (avoid vias to other plane). Keep CLK trace away from other traces especially RST and VCC.
Filtering of the CLK trace is allowed for noise purpose. Up to 30pF to ground is allowed at the CLK pin of
the smart card connector. Also, the 0 series resistor, R7, can be replaced for additional filtering (no
more than 100).
Keep the VCC trace as short as possible. Make trace a minimum of 0.5mm thick. Also, keep VCC away
from other traces especially RST and CLK.
Keep RST trace away from VCC and CLK traces. Up to 30pF to ground is allowed for filtering.
Keep 0.1μF close to the VDD pin of the device and directly take other end to ground.
Keep 0.1μF and 10μF close to the VPC pin of the device and directly take other end to ground.
Keep 1.0μF close to the VCC pin of the smart card connector and directly take other end to ground
2.2 Optimization for Compliance with NDS
Default configuration of the Demo Board contains a 27pF capacitor (C12) from the CLK pin of the smart
connector to ground and a 27pF capacitor (C9) from the RST pin of the smart connector to ground.
These capacitors serve as filters for the CLK and RST signals in the case of long traces or test equipment
perturbations. The capacitor on CLK reduces ringing on the trace, reduces coupling to other traces and
slows down the edge of the CLK signal. The capacitor on RST helps the perturbation specification in a
noisy environment. The filter capacitors can be useful in the EMV test environment and have no effect on
NDS testing
C12 and C9 are represented on both the schematic and BOM. These capacitors are optional filter
capacitors on the smart card lines CLK and RST, respectively for each card interface. These capacitors
may be adjusted (value, not to exceed 30pF) or removed to optimize performance in each specific
application (PCB, card clock frequency, compliance with applicable standards, etc.).

73S8014RN-DB

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
BOARD DEMO 73S8010RN 20-SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet