2
ICS95V847
0718E—11/24/08
Pin Descriptions
This PLL Clock Buffer is designed for a V
DD
of 2.5V, an AV
DD
of 2.5V and differential data input and output levels.
ICS95V847 is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to five differential
pair of clock outputs (CLKT[4:0], CLKC[4:0]) and one differential pair feedback clock output (FB_OUT, FB_OUTC). The
clock outputs are controlled by input clock (CLK_INT, CLK_INC), the feedback clock (FB_INT, FB_INC) and the analog
power input (AV
DD
). When AV
DD
is grounded, the PLL is turned off and bypassed for test purposes.
The PLL in ICS95V847 clock driver uses the input clock (CLK_INC, CLK_INT) and the feedback clock (FB_INT,
FB_INC) to provide high-performance, low-skew, low-jitter differential output clocks (CLKT[4:0], CLKC[4:0]). ICS95V847
is also able to track Spread Spectrum Clock (SSC) for reduced EMI.
ICS95V847 is characterized for operation from 0°C to 85°C.
REBMUNNIPEMANNIPEPYTNOITPIRCSED
02,21,5DDVRWPV5.2,ylppusrewoP
31,4,1DNGRWPdnuorG
8DDVARWPV5.2,ylppusrewopgolanA
9DNGARWPdnuorggolanA
42,12,51,11,3]4:0[TKLCTUOstuptuoriaplaitnereffidfokcolC"eurT"
32,22,41,01,2]4:0[CKLCTUOstuptuoriaplaitnereffidfoskcolc"yratnemelpmoC"
6TNI_KLCNItupnikcolcecnerefer"eurT"
7CNI_KLCNItupnikcolcecnerefer"yratnemelpmoC"
61TTUO_BFTUO
sehctiwstI.kcabdeeflanretxerofdetacided,tuptuokcabdeeF""eurT"
otderiwebtsumtuptuosihT.KLCehtsaycneuqerfemasehtta
TNI_BF
71CTUO_BFTUO
tI.kcabdeeflanretxerofdetacided,tuptuokcabdeeF"yratnemelpmoC"
deriwebtsumtuptuosihT.KLCehtsaycneuqerfemasehttasehctiws
CNI_BFot
91TNI_BFNI
rofLLPlanretniehtotlangiskcabdeefsedivorp,tupnikcabdeeF"eurT"
rorreesahpetanimileotTNI_KLChtiwnoitazinorhcnys
81CNI_BFNI
LLPlanretniehtotlangissedivorp,tupnikcabdeeF"yratnemelpmoC"
rorreesahpetanimileotCNI_KLChtiwnoitazinorhcnysrof
