ADRF5044 Data Sheet
Rev. 0 | Page 4 of 14
Parameter Symbol Test Conditions/Comments Min Typ Max Unit
RFx Input Power P
IN
T
CASE
= 85°C
Through Path RF signal is applied to RFC or through
connected RF1/RF2
24 dBm
Terminated Path RF signal is applied to terminated
RF1/RF2
24 dBm
Hot Switching RF signal is present at RFC while
switching between RF1 and RF2
21 dBm
Case Temperature T
CASE
−40 +85 °C
Data Sheet ADRF5044
Rev. 0 | Page 5 of 14
ABSOLUTE MAXIMUM RATINGS
For recommended operating conditions, see Table 1.
Table 2.
Parameter Rating
Supply Voltage
Positive 0.3 V to +3.6 V
Negative 3.6 V to +0.3 V
Digital Control Input Voltage 0.3 V to V
DD
+ 0.3 V
RFx Input Power
1
(f = 400 MHz to 30 GHz,
T
CASE
= 85°C)
Through Path
25 dBm
Terminated Path 25 dBm
Hot Switching 22 dBm
Temperature
Junction, T
J
135°C
Storage Range 65°C to +150°C
Reflow (Moisture Sensitivity Level 3
(MSL3) Rating)
260°C
Electrostatic Discharge (ESD) Sensitivity
Human Body Model (HBM)
RFC and RF1 to RF4 Pins 375 V
Other Pins
2000 V
1
For power derating less than 400 MHz, see Figure 2 and Figure 3.
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
Only one absolute maximum rating can be applied at any one time.
THERMAL RESISTANCE
Thermal performance is directly linked to printed circuit board
(PCB) design and operating environment. Careful attention to
PCB thermal design is required.
θ
JC
is the junction to case bottom (channel to package bottom)
thermal resistance.
Table 3. Thermal Resistance
Package Type θ
JC
Unit
CC-24-4
Through Path
400
°C/W
Terminated Path 160 °C/W
POWER DERATING CURVES
4
–14
–12
–10
–8
–6
–4
–2
0
2
10k 100k 1M 10M
100M
1G 10G
100G
POWER DERATING (dB)
FREQUENCY (Hz)
16313-002
Figure 2. Power Derating for Through Path and Hot Switching vs. Frequency,
T
CASE
= 85°C
4
–14
–12
–10
–8
–6
–4
–2
0
2
10k 100k
1M 10M
100M 1G 10G 100G
POWER DERATING (dB)
FREQUENCY (Hz)
16313-003
Figure 3. Power Derating for Terminated Path vs. Frequency, T
CASE
= 85°C
ESD CAUTION
ADRF5044 Data Sheet
Rev. 0 | Page 6 of 14
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
RF2
GND
GND
RF1
GND
GND
RF4
GND
GND
GND
RF3
GND
GND
GND
RFC
GND
GND
GND
V2
V1
VDD
GND
VSS
GND
1
2
3
4
5
6
7 8 9 10 11 12
13
14
15
16
17
18
1920
21
22
23
24
ADRF5044
TOP VIEW
(Not to Scale)
NOTES
1. THE EXPOSED PAD MUST BE
CONNECTED TO THE RF/DC GROUND
OF THE PCB.
16313-004
Figure 4. Pin Configuration (Top View)
Table 4. Pin Function Descriptions
Pin No. Mnemonic Description
1, 2, 4 to 7, 9, 10, 12,
13, 18, 19, 21, 22, 24
GND
Ground. These pins must be connected to the RF/dc ground of the PCB.
3 RFC RF Common Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF
line potential is not equal to 0 V dc. See Figure 5 for the interface schematic.
8 RF4 RF4 Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF line
potential is not equal to 0 V dc. See Figure 5 for the interface schematic.
11 RF3 RF3 Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF line
potential is not equal to 0 V dc. See Figure 5 for the interface schematic.
14 VSS Negative Supply Voltage.
15 V2 Control Input 2. See Table 5 for the control voltage truth table.
16 V1 Control Input 1. See Table 5 for the control voltage truth table.
17
VDD
Positive Supply Voltage.
20 RF2 RF2 Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF line
potential is not equal to 0 V dc. See Figure 5 for the interface schematic.
23 RF1 RF1 Port. This pin is dc-coupled and matched to 50 Ω. A dc blocking capacitor is required if the RF line
potential is not equal to 0 V dc. See Figure 5 for the interface schematic.
EPAD
Exposed Pad. The exposed pad must be connected to the RF/dc ground of the PCB.
INTERFACE SCHEMATICS
RFC,
RF1,
RF2,
RF3,
RF4
16313-005
Figure 5. RFx Pins (RFC and RF1 to RF4) Interface Schematic
V1, V2
16313-006
Figure 6. Digital Pins (V1 and V2) Interface Schematic

ADRF5044-EVALZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
RF Development Tools Eval Board ADRF5044
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet