CAT28F512
11
Doc. No. MD-1084, Rev. K
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
ADDRESSES
CE (E)
OE (G)
WE (W)
DATA (I/O)
V
CC
V
PP
t
WC
t
WC
t
RC
t
AS
t
AH
t
CS
t
CH
t
CS
t
CH
t
CH
t
EHQZ
t
DF
t
GHWL
t
WPH
t
WHWH1
t
WHGL
t
WP
t
DS
HIGH-Z
DATA IN
= 40H
DATA IN
DATA IN
= C0H
VALID
DATA OUT
t
DH
t
WP
t
DH
t
DS
t
DS
t
WP
t
DH
t
OLZ
t
OE
t
OH
t
LZ
t
CE
t
VPEL
V
PPH
V
PPL
0V
5.0V
V
CC
POWER-UP
& STANDBY
SETUP PROGRAM
COMMAND
LATCH ADDRESS
& DATA
PROGRAMMING
PROGRAM
VERIFY
COMMAND
PROGRAM
VERIFICATION
V
CC
POWER-DOWN/
STANDBY
Erase-Verify Mode
The Erase-verify operation is performed on every byte
after each erase pulse to verify that the bits have been
erased.
Programming Mode
The programming operation is initiated using the pro-
gramming algorithm of Figure 7. During the first write
cycle, the command 40H is written into the command
register. During the second write cycle, the address of
the memory location to be programmed is latched on the
falling edge of WE, while the data is latched on the rising
edge of WE. The program operation terminates with the
next rising edge of WE. An integrated stop timer allows
for automatic timing control over this operation, eliminat-
ing the need for a maximum program timing specifica-
tion. Refer to AC Characteristics (Program/Erase) for
specific timing parameters.
Figure 6. A.C. Timing for Programming Operation
Program-Verify Mode
A Program-verify cycle is performed to ensure that all
bits have been correctly programmed following each
byte programming operation. The specific address is
already latched from the write cycle just completed, and
stays latched until the verify is completed. The Program-
verify operation is initiated by writing C0H into the
command register. An internal reference generates the
necessary high voltages so that the user does not need
to modify V
CC
. Refer to AC Characteristics (Program/
Erase) for specific timing parameters.
