NCP1081
http://onsemi.com
10
Table 3. OPERATING CONDITIONS
Symbol Parameter Min. Typ. Max. Units Conditions
CURRENT CONSUMPTION
IvportP
1
VPORTP internal current consumption
(Note 12)
2.5 3.5 mA DCDC controller off
IvportP
2
VPORTP internal current consumption
(Note 13)
4.7 6.5 mA DCDC controller on
THERMAL SHUTDOWN
TSD
Thermal shutdown threshold 150 °C Tj Tj = junction temperature
Thyst Thermal hysteresis 15 °C Tj Tj = junction temperature
THERMAL RATINGS
Ta
Ambient temperature 40 85 °C
Tj Junction temperature 125
150
°C
°C
Parametric values guaranteed
Max 1000 hours
12.Conditions
a. No current through the passswitch
b. DCDC controller inactive (SS shorted to RTN)
c. No external load on VDDH and VDDL
d. VPORTP = 57 V
13.Conditions
a. No current through the passswitch
b. Oscillator frequency = 100 kHz
c. No external load on VDDH and VDDL
d. Aux winding not used
e. 2 nF on GATE, DCDC controller enabled
f. VPORTP = 57 V
NCP1081
http://onsemi.com
11
DESCRIPTION OF OPERATION
Powered Device Interface
The PD interface portion of the NCP1081 supports the
IEEE802.3af and 802.3at defined operating modes:
detection signature, current source classification, inrush and
operating current limits. In order to give more flexibility to
the user and also to keep control of the power dissipation in
the NCP1081, both current limits are configurable. The
device enters operation once its programmable Vuvlo_on
threshold is reached, and operation ceases when the supplied
voltage falls below the Vuvlo_off threshold. Sufficient
hysteresis and Uvlo filter time are provided to avoid false
power on/off cycles due to transient voltage drops on the
cable.
Detection
During the detection phase, the incremental equivalent
resistance seen by the PSE through the cable must be in the
IEEE802.3af standard specification range (23.75 kW to
26.25 kW) for a PSE voltage from 2.7 V to 10.1 V. In order
to compensate for the non-linear effect of the diode bridge
and satisfy the specification at low PSE voltage, the
NCP1081 presents a suitable impedance in parallel with the
25.5 kW R
det
external resistor connected between VPORTP
and VPORTN. For some types of diodes (especially Schottky
diodes), it may be necessary to adjust this external resistor.
When the Detection_Off level is detected (typically
11.5 V) on VPORTP, the NCP1081 turns on its internal
3.3 V regulator and biasing circuitry in anticipation of the
classification phase as the next step.
Classification
Once the PSE device has detected the PD device, the
classification process begins. The NCP1081 is fully capable
of responding and completing all classification handshaking
procedures as described next.
Classification Current Source Generation
In classification, the PD regulates a constant current
source that is set by the external resistor RCLASS value on
the CLASS pin. Figure 6 shows the schematic overview of
the classification block. The current source is defined as:
I
class
+
V
bg
R
class
, (where V
bg
is 1.2 V)
CLASS
VDDA1
1.2 V
VPORTP
VPORTN1,2
NCP1081
Rclass
Figure 6. Classification Block Diagram
The NCP1081 can handle all defined types of
classification, IEEE802.3af, 802.3at and proprietary
classification.
In the IEEE802.3af standard the classification is
performed with a Single Event Layer 1 classification.
Depending on the current level set during that single event
the power level is determined. The IEEE802.3at standard
allows two ways of classification which can also be
combined. These two approaches enable higher power
applications through a variety of PSE equipment.
For power injectors and midspans a pure physical
hardware handshake is introduced called Two Event Layer 1
classification. This approach allows equipment that has no
data link between PSE and PD to classify as high power.
Since switches can establish a data link between PSE and
PD, a software handshake is possible. This type of
handshake is called Layer 2 classification (or Data Link
Layer classification). It has the main advantage of having a
finer power resolution and the ability for the PSE and PD to
participate in dynamic power allocation.
Table 4. Single and Dual Event Classification
Standard Layer Handshake
802.3af 1 Single event physical classification
802.3at 1 Two event physical classification
802.3at 2 Data-link (IP) communication
classification
One Event Layer 1 Classification
An IEEE802.3af compliant PSE performs only One Event
Layer 1 classification event by increasing the line voltage
into the classification range only once.
Two Event Layer 1 Classification
A IEEE802.3at compliant PSE using this physical
classification performs two classification events and looks
for the appropriate response from the PD to check if the PD
is IEEE802.3at compatible.
The PSE will generate the sequence described in Figure 7.
During the first classification finger, the PSE will measure
the classification current which should be 40 mA if the PD
is at compliant. If this is the case, the PSE will exit the
classification range and will force the line voltage into the
Mark Event range. Within this range, the PSE may check the
non-valid input signature presented by the PD (using the two
point measurement defined in the IEEE802.3af standard).
Then the PSE will repeat the same sequence with the second
classification finger. A PD which has detected the sequence
Finger + Mark + Finger + Mark” knows the PSE is
IEEE802.3at compliant, meaning the PSE will deliver more
current on the port. (Note that a PSE IEEE802.3at compliant
may apply more than two fingers, but the final result will be
the same as two fingers).
NCP1081
http://onsemi.com
12
Figure 7. Hardware Physical Classification Event Sequence
1st Class Event
Class range
Mark Range
Reset Range
2 Fingers Classification with
0 V
5.4 V
9.5 V
13 V
20.5 V
UVLO_on
Power OnDetection
PSE identified as type 2 PSE (at)
PSE Type identification:
Number of Mark Event:
0 1
2
X
Operation Mode:
Mark Events (.at spec)
1st Mark Event 2nd Class Event 2nd Mark Event
PSE identified by default as type 1 PSE (af)
nCLASS_AT Indicator
The nCLASS_AT active low open drain output pin can be
used to notify to the microprocessor of the powered device
that the PSE performed a one or two event hardware
classification. If a two event hardware classification has
occured and once the PD application is supplied power by
the NCP1081 DC-DC converter, the nCLASS_AT pin will
be pulled down to ARTN by the internal low voltage NMOS
switch (ARTN is the ground connection of the DC-DC
converter). Otherwise, nCLASS_AT will be disabled and
will be pulled up to VDDL (3.3 V typ) via an internal current
source (20 mA typ) and via the external pull-up resistor.
The following scheme illustrates how the nCLASS_AT
pin may be configured with the processor of the powered
device. An opto-coupler is used to guarantee full isolation
between the Ethernet cable and the application.
Figure 8. Isolated nClass_AT Communication with the Powered Device Application
ARTN
NCP1081
nCLASS_AT
Class_AT
VDDL
VDDL
Csup
Powered Device Application
Rled
Opto 1
Rbip
Isolation
VSUP
Microprocessor
Microcontroller
IN1
IN2
GND
Layer 2
Engine
Features
(Isolated DC/DC converter)
or
20 mA

NCP1081DEG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Switching Controllers POE-PD 40W DC-DC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet