10©2015 Integrated Device Technology, Inc. Revision C, September 20, 2016
87946I-01 Datasheet
LVPECL Clock Input Interface
The PCLK /nPCLK accepts LVPECL, CML, SSTL and other
differential signals. The differential signal must meet the V
PP
and
V
CMR
input requirements. Figures 2A to 2E show interface examples
for the PCLK/nPCLK input driven by the most common driver types.
The input interfaces suggested here are examples only. If the driver
is from another vendor, use their termination recommendation.
Please consult with the vendor of the driver component to confirm the
driver termination requirements.
Figure 2A. PCLK/nPCLK Input
Driven by a CML Driver
Figure 2C. PCLK/nPCLK Input
Driven by a 3.3V LVPECL Driver
Figure 2E. PCLK/nPCLK Input
Driven by an SSTL Driver
Figure 2B. PCLK/nPCLK Input
Driven by a Built-In Pullup CML Driver
Figure 2D. PCLK/nPCLK Input Driven by
a 3.3V LVPECL Driver with AC Couple
Figure 2F. PCLK/nPCLK Input Driven by
a 3.3V LVDS Driver
PCLK
nPCLK
LVPECL
Input
CML
3.3V
Zo = 50Ω
Zo = 50Ω
3.3V
3.3V
R1
50Ω
R2
50Ω
R3
125
Ω
R4
125
Ω
R1
84
Ω
R2
84
Ω
3.3V
Zo = 50
Ω
Zo = 50
Ω
PCLK
nPCLK
3.3V
3.3V
LVPECL
LVPECL
Input
PCLK
nPCLK
LVPECL
Input
SSTL
2.5V
Zo = 60
Ω
Zo = 60
Ω
2.5V
3.3V
R1
120
R2
120
R3
120
R4
120
3.3V
R1
100
Ω
CML Built-In Pullup
PCLK
nPCLK
LVPEC
Input
Zo = 50
Ω
Zo = 50
Ω