Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
MC74HC160ADR2G
P1-P3
P4-P6
P7-P9
P10-P12
MC74HC160A
http://onsemi.com
7
SWITCHING W
A
VEFORMS
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
TEST CIRCUIT
Figure 8.
t
r
t
f
V
CC
GND
t
THL
t
TLH
ANY
OUTPUT
90%
50%
10%
90%
50%
10%
CLOCK
t
PLH
t
PHL
50%
t
PHL
V
CC
GND
V
CC
GND
ANY
OUTPUT
CLOCK
RESET
50%
50%
t
rec
t
r
t
f
V
CC
GND
t
PHL
t
PLH
90%
50%
10%
90%
50%
10%
t
THL
t
TLH
ENABLE T
RIPPLE
CARRY
OUT
INPUTS
P0, P1,
P2, P3
50%
V
CC
GND
V
CC
GND
GND
50%
50%
LOAD
CLOCK
V
CC
GND
V
CC
GND
ENABLE T
OR
ENABLE P
50%
50%
CLOCK
*Includes all probe and jig capacitance
C
L
*
TEST POINT
DEVICE
UNDER
TEST
OUTPUT
V
CC
t
w
1/fmax
t
w
V
ALID
t
su
t
h
t
su
t
h
t
rec
V
ALID
t
su
t
h
MC74HC160A
http://onsemi.com
8
MC74HC160A
BCD Counter with
Asynchronous Reset
P0
P1
P2
P3
ENABLE P
ENABLE T
RESET
CLOCK
LOAD
R
C
T0
R
C
C
LOAD
LOAD
P0
Q0
Q0
Q1
Q2
Q3
RIPPLE
CARRY
OUT
V
CC
= PIN 16
GND = PIN 8
14
The flip
−
flops shown in the circuit diagrams are T
oggle
−
Enable flip
−
flops. A
T
oggle
−
Enable flip
−
flop is a combination of a D flip
−
flop and a T
flip
−
flop. When loading data from
Preset inputs P0, P1, P2, and P3, the Load signal is used to disable the T
oggle input (Tn) of
the flip
−
flop. The logic level at the Pn input is then clocked to the Q output of the flip
−
flop
on the next rising edge of the clock.
A
logic zero on the Reset device input forces the internal clock (C) high and resets the Q
output of the flip
−
flop low
.
C
LOAD
LOAD
Q0
Q1
Q1
Q2
Q2
Q3
Q3
T1
R
C
C
LOAD
LOAD
P1
T2
R
C
C
LOAD
LOAD
P2
T3
R
C
C
LOAD
LOAD
P3
13
12
11
15
3
4
5
6
7
10
1
2
3
MC74HC160A
http://onsemi.com
9
Figure 9. MC74HC160A Timing Diagram
Sequence illustrated in waveforms:
1.
Res
et outputs to
zero.
2.
Pres
et to BCD
seven.
3.
Count to eight, nine, zero,
one, two, and
three.
4.
Inhibit.
RESET (HC160A)
LOAD
P0
P1
P2
P3
CLOCK
(HC160A)
CLOCK
(HC162A)
ENABLE P
ENABLE T
Q0
Q1
Q2
Q3
RIPPLE
CARRY
OUT
(ASYNCHRONOUS)
78
9
0
1
2
3
RESET
LOAD
COUNT
ENABLES
OUTPUTS
PRESET
DA
T
A
INPUTS
INHIBIT
COUNT
P1-P3
P4-P6
P7-P9
P10-P12
MC74HC160ADR2G
Mfr. #:
Buy MC74HC160ADR2G
Manufacturer:
ON Semiconductor
Description:
Counter Shift Registers IC COUNTER 4-BIT SYNC
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
MC74HC160ADR2G
MC74HC160ADTR2G
MC74HC160ADG
MC74HC160ADTG