REVISION P 04/01/16 27 VERSACLOCK
®
LOW-POWER CLOCK GENERATOR
5P49EE802 DATASHEET
Revision History
Rev. Date Originator Description of Change
-- 10/14/09 R.Willner Initial Preliminary Datasheet
A 11/20/09 R.Willner No_PD bit inclusion - 32kHz clock on/off in Config 00.
B 3/25/10 R.Willner Typographical changes. Correct spread spectrum calculations.
C 6/02/10 R.Willner Typographical changes. Default configuration.
D 9/08/10 R.Willner Updated thermal pad and dimensions on package drawing. Input Clock max voltage
swing 1.8V. Power ramp sequence.
E 10/29/10 R. Willner Typographical changes. Loop filter calculations. Default register bit corrections.
F 01/19/11 R. Willner Corrected notes for top-side marking.
G 04/13/11 R. Willner 1. Updated SCLK and SDA pin descriptions
2. Updated DC Electrical Char table for 1.8V LVTTL; added VIH and VIL.
3. Updated “Lock Time/PLL Lock Time from shutdown mode” Typ. and Max. specs in AC
Timing Electrical Char table.
H 05/04/11 R. Willner Added Landing Pattern diagram.
J 08/24/11 R. Willner Corrected SRC1 connections in block diagram.
K 0930/11 R. Willner Updated Power-up/Power-down Sequence notes.
L 10/17/11 R. Willner 1. Added VDDOx specs to Recomended Operations table
2. Updated Power-up/down Sequence diagrams
M 07/25/12 R. Willner 1. Added pin 1 indicator dot on marking diagram.
2. Corrected typo in Register Map table; SLEWx[0:1] was changed to SLEWx[1:0]
N 09/10/15 A. Borodulin 1. Corrected minor textual typos throughout.
2. Update VOH/VOL and VIH/VIL values in 1.8V LVTTL DC table.
3. Update t4 and t5 specs in AC Electrical Characteristics table; added specific 3.3V to
title.
4. Created separate 2.5V and 1.8V Ac Electrical Characteristics tables.
5. Added footnotes to Spread Spectrum Generation table.
P 04/01/16 Z. Bhinder 1. Updated Default register Hex values throughout entire Programming Registers table.
2. Updated note 2 under Pin Descriptions.