ISL90462WIE627Z-TK

7
FN8230.4
October 20, 2015
ISL90462
Package Outline Drawing
P6.064
6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE
Rev 4, 2/10
Dimension is exclusive of mold flash, protrusions or gate burrs.
Package conforms to JEDEC MO-178AB.
Foot length is measured at reference to guage plane.
Dimensions in ( ) for Reference Only.
Dimensioning and tolerancing conform to ASME Y14.5M-1994.
5.
3.
4.
2.
Dimensions are in millimeters.1.
NOTES:
DETAIL "X"
SIDE VIEW
TYPICAL RECOMMENDED LAND PATTERN
TOP VIEW
END VIEW
INDEX AREA
PIN 1
SEATING PLANE
GAUGE
0.45±0.1
(2 PLCS)
10° TYP
4
1.90
0.40 ±0.10
2.90 ±0.10
0.95
1.60 +0.15/-0.10
2.80
0.00-0.15
1.15 +0.15/-0.25
0.20 C A-B DM
(1.20)
(0.60)
(0.95)
(2.40)
0.10 C
0.08-0.22
SEE DETAIL X
(0.25)
1.45 MAX
(0.60)
0-8°
C
B
A
D
3
3
3
3
0.20 C
2x
123
654
PLANE
8
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN8230.4
October 20, 2015
ISL90462
Small Outline Transistor Plastic Packages (SC70-6)
D
e1
E
C
L
e
b
C
L
A2
A
A1
C
L
0.20 (0.008)
M
0.10 (0.004) C
C
-C-
SEATING
PLANE
12 3
456
E1
C
L
C
VIEW C
VIEW C
L
R1
R
4X 1
4X 1
GAUGE PLANE
L1
SEATING
L2
C
PLANE
c
BASE METAL
WITH
c1
b1
PLATING
b
PIN 1
INDEX AREA
8
P6.049
6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE
SYMBOL
INCHES MILLIMETERS
NOTESMIN MAX MIN MAX
A 0.031 0.043 0.80 1.10 -
A1 0.000 0.004 0.00 0.10 -
A2 0.031 0.039 0.79 1.00 -
b 0.006 0.012 0.15 0.30 -
b1 0.006 0.010 0.15 0.25
c 0.003 0.009 0.08 0.22 6
c1 0.003 0.009 0.08 0.20 6
D 0.073 0.085 1.85 2.15 3
E 0.071 0.094 1.80 2.40 -
E1 0.045 0.053 1.15 1.35 3
e 0.0256 Ref 0.65 Ref -
e1 0.0512 Ref 1.30 Ref -
L 0.010 0.018 0.26 0.46 4
L1 0.017 Ref. 0.420 Ref.
L2 0.006 BSC 0.15 BSC
N 665
R 0.004 - 0.10 -
R1 0.004 0.010 0.15 0.25
0
o
8
o
0
o
8
o
-
Rev. 4 12/12
NOTES:
1. Dimensioning and tolerance per ASME Y14.5M-1994.
2. Package conforms to EIAJ SC70 and JEDEC MO203AB.
3. Dimensions D and E1 are exclusive of mold flash, protrusions,
or gate burrs.
4. Footlength L measured at reference to gauge plane.
5. “N” is the number of terminal positions.
6. These Dimensions apply to the flat section of the lead between
0.08mm and 0.15mm from the lead tip.
7. Controlling dimension: MILLIMETER. Converted inch dimen-
sions are for reference only.
8. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.

ISL90462WIE627Z-TK

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Digital Potentiometer ICs ISL90462WIE627Z DCP VOLATILE 10KOHM S
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union