XRT71D03
áç
áçáç
áç
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
REV. 1.2.0
21
these signals are active at any given time. The inac-
tive signal will be tri-stated.
F
IGURE
12. T
IMING
D
IAGRAM
FOR
THE
M
ICROPROCESSOR
S
ERIAL
I
NTERFACE
SDI
R/W A1
A0
CS
SClk
CS
SClk
SDI
SDO
D0
D1
D2 D7
t22
t21
t23
t24
t25
t26
t27
t28
t29
t30
t31
t32t33
Hi-Z
Hi-Z
áç
áçáç
áç
XRT71D03
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
REV. 1.2.0
22
ORDERING INFORMATION
PACKAGE DIMENSIONS
P
ART
#P
ACKAGE
O
PERATING
TEMPERATURE
R
ANGE
XRT71D03IV 64 Pin TQFP
-40
o
C to +85
o
C
T
HERMAL
I
NFORMATION
Theta - J
A
= 38° C/W Theta J
C
= 7° C/W
SYMBOL MIN MAX MIN MAX
A 0.055 0.063 1.40 1.60
A1 0.002 0.006 0.05 0.15
A2 0.053 0.057 1.35 1.45
B 0.007 0.011 0.17 0.27
C 0.004 0.008 0.09 0.20
D 0.465 0.480 11.80 12.20
D1 0.390 0.398 9.90 10.10
e 0.0020 BSC 0.05 BSC
L 0.018 0.050 0.45 0.75
α
β
aaa - 0.003 - 0.08
7° typ 7° typ
INCHES MILLIMETERS
64 Lead Thin Quad Flat Pack
(10 x 10 x 1.4 mm LQFP)
Note: Control Dimensions are the Millimeter Column
β
α
áç
áçáç
áç
XRT71D03
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
REV. 1.2.0
23
NOTICE
EXAR Corporation reserves the right to make changes to the products contained in this publication in order
to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of
any circuits described herein, conveys no license under any patent or other right, and makes no represen-
tation that the circuits are free of patent infringement. Charts and schedules contained here in are only for
illustration purposes and may vary depending upon a user’s specific application. While the information in
this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.
EXAR Corporation does not recommend the use of any of its products in life support applications where
the failure or malfunction of the product can reasonably be expected to cause failure of the life support sys-
tem or to significantly affect its safety or effectiveness. Products are not authorized for use in such applica-
tions unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury
or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corpo-
ration is adequately protected under the circumstances.
Copyright 2001 EXAR Corporation
Datasheet September 2001.
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.
REVISION HISTORY
Rev. P1.0.1; Revised pull-up/pull-down resistors on various pins.
Rev. P1.0.2; Changed date and made minor edits to page 1.
Rev. P1.0.3; Corrected Pin List descriptions. Modified pin names to be consistent, ie MCLK0, RPOS0,
RNEG0, etc. changed to MCLK_0, RPOS_0, RNEG_0, etc. Changed VSS to GND. Changed figures to re-
flect pin name changes.
Rev. 1.1.0 Removed preliminary designation. Added electrical tables.
Rev. 1.1.1 Corrected Table 4 adding RRClkES_n as data D2, STS-1_n as D5, added D7. Corrected the
description of the section 3 Serial Microprocessor Interface. Moved figure 9 into Electrical Characteristics
Section. Moved Jitter Transfer/Tolerance tables into Jitter Attenuator Section 1. Edited electrical tables.
Rev. 1.1.2 Corrected ordering information from XRT71DO3 to 71D03IV.
Rev. 1.2.0 Removed all reference to STS-1 to DS3 desynchronizer.

XRT71D03IV-F

Mfr. #:
Manufacturer:
MaxLinear
Description:
Clock Synthesizer / Jitter Cleaner 3 CH E3/DS3/STS-1 Jitter Attenuator
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet