74AUP1T1326_1 © NXP B.V. 2009. All rights reserved.
Product data sheet Rev. 01 — 20 January 2009 18 of 24
NXP Semiconductors
74AUP1T1326
Low-power dual supply buffer/line driver; 3-state
[1] V
CCI
is the supply voltage associated with the data input port.
[2] For measuring enable and disable times, C
L
and R
L
are connected to pin 2Y. Pin 1Y has no load.
[3] For measuring enable and disable times R
L
= 5 k, for measuring propagation delays R
L
=1M.
[4] V
CCO
is the supply voltage associated with the output port.
Test data is given in Table 10.
Definitions for test circuit:
R
L
= Load resistance.
C
L
= Load capacitance including jig and probe capacitance.
R
T
= Termination resistance should be equal to the output impedance Z
o
of the pulse generator.
V
EXT
= External voltage for measuring switching times.
Fig 5. Load circuit for switching times
001aac521
DUT
R
T
V
I
V
O
V
EXT
V
CC
R
L
5 k
C
L
G
Table 10. Test data
Supply voltage Input Load
[2]
V
EXT
V
CC(A)
, V
CC(B)
V
I
[1]
t
r
= t
f
C
L
R
L
[3]
t
PLH
, t
PHL
t
PZH
, t
PHZ
t
PZL
, t
PLZ
[4]
1.1 V to 3.6 V V
CCI
3.0 ns 5 pF, 10 pF, 15 pF and 30 pF 5 k or 1 M open GND 2V
CCO
74AUP1T1326_1 © NXP B.V. 2009. All rights reserved.
Product data sheet Rev. 01 — 20 January 2009 19 of 24
NXP Semiconductors
74AUP1T1326
Low-power dual supply buffer/line driver; 3-state
13. Transfer characteristics
14. Waveforms transfer characteristics
Table 11. Transfer characteristics
Voltages are referenced to GND (ground=0V; for test circuit see Figure 5.
Symbol Parameter Conditions 25 °C 40 °C to +85 °C Unit
Min Typ Max Min Max
V
T+
positive-going
threshold voltage
nOE inputs; see Figure 6 and
Figure 7
V
CC(A)
= 1.1 V 0.53 - 0.90 0.53 0.90 V
V
CC(A)
= 1.4 V 0.74 - 1.11 0.74 1.11 V
V
CC(A)
= 1.65 V 0.91 - 1.29 0.91 1.29 V
V
CC(A)
= 2.3 V 1.37 - 1.77 1.37 1.77 V
V
CC(A)
= 3.0 V 1.88 - 2.29 1.88 2.29 V
V
T
negative-going
threshold voltage
nOE inputs; see Figure 6 and
Figure 7
V
CC(A)
= 1.1 V 0.26 - 0.65 0.26 0.65 V
V
CC(A)
= 1.4 V 0.39 - 0.75 0.39 0.75 V
V
CC(A)
= 1.65 V 0.47 - 0.84 0.47 0.84 V
V
CC(A)
= 2.3 V 0.69 - 1.04 0.69 1.04 V
V
CC(A)
= 3.0 V 0.88 - 1.24 0.88 1.24 V
V
H
hysteresis voltage nOE inputs; (V
T+
V
T
); see
Figure 6, Figure 7, Figure 8
and
Figure 9
V
CC(A)
= 1.1 V 0.08 - 0.46 0.08 0.46 V
V
CC(A)
= 1.4 V 0.18 - 0.56 0.18 0.56 V
V
CC(A)
= 1.65 V 0.27 - 0.66 0.27 0.66 V
V
CC(A)
= 2.3 V 0.53 - 0.92 0.53 0.92 V
V
CC(A)
= 3.0 V 0.79 - 1.31 0.79 1.31 V
V
T+
and V
T
limits at 70 % and 20 %.
Fig 6. Transfer characteristic Fig 7. Definition of V
T+
, V
T
and V
H
mna207
V
O
V
I
V
H
V
T+
V
T
mna208
V
O
V
I
V
H
V
T+
V
T
74AUP1T1326_1 © NXP B.V. 2009. All rights reserved.
Product data sheet Rev. 01 — 20 January 2009 20 of 24
NXP Semiconductors
74AUP1T1326
Low-power dual supply buffer/line driver; 3-state
Fig 8. Typical transfer characteristics; V
CC(A)
= 1.8 V
V
I
(V)
0 2.01.60.8 1.20.4
001aad691
80
160
240
I
CC
(µA)
0
Fig 9. Typical transfer characteristics; V
CC(A)
= 3.0 V
001aad692
V
I
(V)
0 3.02.01.0
400
800
1200
I
CC
(µA)
0

74AUP1T1326GT,115

Mfr. #:
Manufacturer:
Nexperia
Description:
Buffers & Line Drivers LOW-PWR DUAL SUPPLY BUFF/LINE DRVR 3-S
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet