Obsolete Product(s) - Obsolete Product(s)
M27V322 Device operation
7/23
2 Device operation
The operating modes of the M27V322 are listed in the Operating Modes Table. A single
power supply is required in the read mode. All inputs are TTL compatible except for V
PP
and
12V on A9 for the Electronic Signature.
2.1 Read mode
The M27V322 has a word-wide organization. Chip Enable (E) is the power control and
should be used for device selection. Output Enable (G
) is the output control and should be
used to gate data to the output pins independent of device selection. Assuming that the
addresses are stable, the address access time (t
AVQV
) is equal to the delay from E to output
(t
ELQV
). Data is available at the output after a delay of t
GLQV
from the falling edge of GV
PP
,
assuming that E
has been low and the addresses have been stable for at least t
AVQV
-t
GLQV
.
2.2 Standby mode
The M27V322 has a standby mode which reduces the supply current from 30mA to 30µA.
The M27V322 is placed in the standby mode by applying a CMOS high signal to the E
input.When in the standby mode, the outputs are in a high impedance state, independent of
the G
V
PP
input.
2.3 Two Line Output Control
Because EPROMs are usually used in larger memory arrays, this product features a 2 line
control function which accommodates the use of multiple memory connection. The two line
control function allows:
the lowest possible memory power dissipation,
complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, E
should be decoded and used as the
primary device selecting function, while G
V
PP
should be made a common connection to all
devices in the array and connected to the READ
line from the system control bus. This
ensures that all deselected memory devices are in their low power standby mode and that
the output pins are only active when data is required from a particular memory device.
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)
Device operation M27V322
8/23
2.4 System considerations
The power switching characteristics of Advanced CMOS EPROMs require careful
decoupling of the supplies to the devices. The supply current ICC has three segments of
importance to the system designer: the standby current, the active current and the transient
peaks that are produced by the falling and rising edges of E
. The magnitude of the transient
current peaks is dependent on the capacitive and inductive loading of the device outputs.
The associated transient voltage peaks can be suppressed by complying with the two line
output control and by properly selected decoupling capacitors. It is recommended that a
0.1µF ceramic capacitor is used on every device between V
CC
and V
SS
. This should be a
high frequency type of low inherent inductance and should be placed as close as possible to
the device. In addition, a 4.7µF electrolytic capacitor should be used between V
CC
and V
SS
for every eight devices. This capacitor should be mounted near the power supply connection
point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive
effects of PCB traces.
2.5 Programming
When delivered (and after each erasure for UV EPROM), all bits of the M27V322 are in the
"1" state. Data is introduced by selectively programming "0"s into the desired bit locations.
Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word.
The only way to change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM).
The M27V322 is in the programming mode when V
PP
input is at 12.V, GV
PP
is at V
IH
and E
is pulsed to V
IL
. The data to be programmed is applied to 16 bits in parallel to the data
output pins. The levels required for the address and data inputs are TTL. V
CC
is specified to
be 6.25V ± 0.25V.
2.6 PRESTO III programming algorithm
The PRESTO III Programming Algorithm allows the whole array to be programed with a
guaranteed margin in a typical time of 100 seconds. Programming with PRESTO III consists
of applying a sequence of 50µs program pulses to each word until a correct verify occurs
(see Figure 3). During programing and verify operation a MARGIN MODE circuit must be
activated to guarantee that each cell is programed with enough margin. No overprogram
pulse is applied since the verify in MARGIN MODE provides the necessary margin to each
programmed cell.
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)
M27V322 Device operation
9/23
Figure 3. Programming flowchart
2.7 Program Inhibit
Programming of multiple M27V322s in parallel with different data is also easily
accomplished. Except for E
, all like inputs including GV
PP
of the parallel M27V322 may be
common. A TTL low level pulse applied to a M27V322's E
input and V
PP
at 12V, will program
that M27V322. A high level E
input inhibits the other M27V322s from being programmed.
2.8 Program Verify
A verify (read) should be performed on the programmed bits to determine that they were
correctly programmed. The verify is accomplished with G
V
PP
at V
IL
. Data should be verified
with t
ELQV
after the falling edge of E.
2.9 On-Board programming
The M27V322 can be directly programmed in the application circuit. See the relevant
Application Note AN620.
AI03059B
n = 0
Last
Addr
VERIFY
E = 50µs Pulse
++n
= 25
++ Addr
V
CC
= 6.25V, V
PP
= 12V
FAIL
CHECK ALL WORDS
1st: V
CC
= 5V
2nd: V
CC
= 3V
YES
NO
YES
NO
YES
NO
SET MARGIN MODE
RESET MARGIN MODE
Obsolete Product(s) - Obsolete Product(s)

M27V322-100B1

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
IC EPROM 32M PARALLEL 42DIP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet