2
MPC823 Mobile Computing Microprocessor
MOTOROLA
Key Features
The following list summarizes key features of the MPC823:
• Embedded PowerPC Core Provides 99MIPS (Using Dhrystone 2.1) or
172K Dhrystones 2.1 at 75MHz
— Single-Issue, 32-Bit Version of the PowerPC Core (Fully Compatible with the PowerPC
Architecture Definition) with 32 x 32-Bit Fixed-Point Registers
— Low Power Consumption, 3.3V I/O Boundary with Microprocessor Core, Caches,
Memory Management, and I/O in Operation
— Performs Branch Folding, Branch Prediction with Conditional Prefetch, without
Conditional Execution
— 1K Data Cache and 2K Instruction Cache
— Instruction Cache is Two-Way, Set Associative and the Data Cache is Two-Way,
Set-Associative, Physical Address, 4-Word Line Burst, LRU Replacement Algorithm,
Lockable Online Granularity
— Memory Management Units with 8-Entry Translation Lookaside Buffers (TLBs) and
Fully Associative Instruction and Data TLBs
— Memory Management Units Support Multiple Page Sizes of 4K, 16K, 512K and 8M
(1K Protection Granularity at the 4K Page Size); 16 Virtual Address Spaces and
16 Protection Groups
• Advanced On-Chip Debug Mode
• Data Bus Dynamic Bus Sizing for 8-,16-, and 32-Bit Buses
— Supports Traditional 68K Big-Endian, Traditional x86 Little-Endian, and PowerPC
Little-Endian Memory Systems
— Twenty-Six External Address Lines
• Completely Static Design (0–75MHz Operation)
— External Bus Division Factor (EBDF) Should be Divided by 2 for Frequencies Greater
Than 50MHz
• Communication Processor Module
— Interfaces to PowerPC Core Through On-Chip Dual-Access RAM and Virtual (Serial)
DMA Channels on a Dedicated DMA Accelerator
— Programmable Memory-to-Memory and Memory-to-I/O (Including Flyby) DMA
Provided by Virtual DMA Support
— CPM Provides 75+MIPS @ 75MHz in Parallel with PowerPC Core
— Protocols Supported by ROM or Download Microcode and the Hardware Serial
Communication Controllers Include, but are not Limited to, the Digital Portions of:
– Ethernet/IEEE 802.3 (CS/CDMA)
– HDLC/SDLC and HDLC Bus
– AppleTalk
®
– Universal Asynchronous Receiver Transmitter (UART)
– Synchronous UART (USART)
– Totally Transparent Mode with/without CRC
– Asynchronous HDLC
– IrDA Version 1.1 Serial Infrared (SCC2 only)
– Basic Rate ISDN (BRI) in Conjunction with Serial Management
Controller Channels
– Primary Rate ISDN
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
