OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

IDTCV133PAG

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P26
COMMERCIAL TEMPERATURE RANGE
IDTCV133
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
7
BYTE 3
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 LVDS RW 0
1 SRC1 RW 0
2 SRC2 Allow controlled by Free running, not Stopped with RW 0
3 SRC3 PCI_STOP# assertion affected by PCI_STOP# PCI_STOP# RW 0
4 SRC4 RW 0
5 SRC5 RW 0
6 Reserved RW 0
7 SRC7 Allow controlled by Free running, not Stopped with RW 0
PCI_STOP# assertion affected by PCI_STOP# PCI_STOP#
BYTE 4
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 CPU0, CPU0# Allow control of CPU0 Not stopped Stopped with RW 1
with assertion of CPU_STOP# by CPU_STOP# CPU_STOP#
1 CPU1, CPU1# Allow control of CPU1 Not stopped Stopped with RW 1
with assertion of CPU_STOP# by CPU_STOP# CPU_STOP#
2 CPU2, CPU2# Allow control of CPU2 Not stopped Stopped with RW 1
with assertion of CPU_STOP# by CPU_STOP# CPU_STOP#
3 PCIF0 Allow controlled by Not stopped Stopped with RW 0
4 PCIF1 PCI_STOP# assertion by PCI_STOP# PCI_STOP# RW 0
5 Reserved RW 0
6 DOT96 DOT96 power down drive mode Driven in power down Tristate RW 0
7 Reserved RW 0
BYTE 5
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 CPU0, CPU0# CPU0 PD drive mode Driven in power down Tristate in power down RW 0
1 CPU1, CPU1# CPU1 PD drive mode Driven in power down Tristate in power down RW 0
2 CPU2, CPU2# CPU2 PD drive mode Driven in power down Tristate in power down RW 0
3 SRCS SRC PD drive mode Driven in power down Tristate in power down RW 0
4 CPU0 CPU0 CPU_STOP drive mode Driven in CPU_STOP# Tristate when stopped RW 0
5 CPU1 CPU1 CPU_STOP drive mode Driven in CPU_STOP# Tristate when stopped RW 0
6 CPU2 CPU2 CPU_STOP drive mode Driven in CPU_STOP# Tristate when stopped RW 0
7 SRCS SRC PCI_STOP drive mode Driven in PCI_STOP Tristate when stopped RW 0
COMMERCIAL TEMPERATURE RANGE
8
IDTCV133
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
BYTE 8, BLOCK READ BYTE COUNT
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 0
1 1
2 1
3 0
4 1
5 0
6 0
7 0
BYTE 6
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 CPU[2:0] FSA latched value on power up R FSA
1 CPU[2:0] FSB latched value on power up R FSB
2 CPU[2:0] FSC latched value on power up R FSC
3 PCI, SRC Software PCI_STOP control for Stop all PCI, PCIF, and Software STOP RW 1
PCI and SRC CLK SRC which can be stopped Disabled
by PCI_STOP#
4 REF REF drive strength 1x drive 2x drive RW 1
5 Reserved RW 0
6 Test clock mode entry control Normal operation Test mode, controlled RW 0
by Byte 6, Bit 7
7 CPU, SRC, PCI Only valid when Byte 6, Bit 7 Hi-Z REF/N RW 0
PCIF, REF, is HIGH
USB48, DOT96
BYTE 7
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 Vendor ID R 1
1 Vendor ID R 0
2 Vendor ID R 1
3 Vendor ID R 0
4 Revision ID R 0
5 Revision ID R 0
6 Revision ID R 0
7 Revision ID R 0
COMMERCIAL TEMPERATURE RANGE
IDTCV133
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
9
BYTE 10
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 Reserved RW 0
1 N Programming enable Disable Enable RW 0
2 LVDS PLL power down Normal Power Down RW 0
3 Reserved RW 0
4 USB PLL power down Normal Power Down RW 0
5 SRC PLL power down Normal Power Down RW 0
6 CPU PLL power down Normal PowerDown RW 0
7 Reserved RW 0
BYTE 11
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 SRC SMC0 SRC/PCI SSC control RW 1
1 SRC SMC1 see SMC table RW 0
2 SRC SMC2 RW 0
3 Reserved RW 0
4 CPU SMC0 CPU PLL SSC control RW 1
5 CPU SMC1 see SMC table RW 0
6 CPU SMC2 RW 0
7 Reserved RW 0
BYTE 9, LVDS CONTROL BYTE
Bit Output(s) Affected Description/Function 0 1 Type Power On
0 LVDS HW/ SMBus control HW
(1)
SW RW 0
1 LVDS SSC EN Spread spectrum enable Off On RW 1
2 Reserved RW 0
3 SEL 100/96# Select LVDS frequency 96MHz 100MHZ RW SEL 100/96#
4 S3 see SSC table RW 0
5 S2 see SSC table RW 1
6 S1 see SSC table RW 1
7 S0 see SSC table RW 1
NOTE:
1. If bit 0 is set to 0, LVDS output frequency is selected by HW SEL 100/96#. If bit 0 is set to 1, LVDS output frequency is selected by bit 3.
BYTE 12
Bit Output(s) Affected Description / Function 0 1 Type Power On
0 CPU_N0, LSB CPU CLK = N* Resolution RW 0
1 CPU_N1 see Resolution table RW 1
2 CPU_N2 RW 1
3 CPU_N3 RW 0
4 CPU_N4 RW 1
5 CPU_N5 RW 0
6 CPU_N6 RW 0
7 CPU_N7, MSB RW 1
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P26

IDTCV133PAG

Mfr. #:
Buy IDTCV133PAG
Manufacturer:
Description:
IC FLEXPC CLK PROGR P4 56-TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet