74SSTVF16857PAG8

4
COMMERCIAL TEMPERATURE RANGE
IDT74SSTVF16857
14-BIT REGISTERED BUFFER WITH SSTL I/O
SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING
RANGE (UNLESS OTHERWISE NOTED)
VDD = 2.5V ± 0.2V
Symbol Parameter Min Max. Unit
fMAX 200 M Hz
tPD CLK and CLK to Q 1.1 2.8 ns
tPHL RESET to Q 5 ns
TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR
TEMPERATURE RANGE
VDD = 2.5V ± 0.2V
Symbol Parameter Min. Max. Unit
CLOCK Clock Frequency 200 MHz
tw Pulse Duration, CLK, CLK HIGH or LOW 2.5 ns
tACT Differential Inputs Active Time
(1)
—22ns
tINACT Differential Inputs Inactive Time
(2)
—22ns
tSU Setup Time, Fast Slew Rate
(3, 5)
Data Before CLK, CLK 0.75 ns
Setup Time, Slow Slew Rate
(4, 5)
0.9 ns
tN Hold Time, Fast Slew Rate
(3,5)
Data Before CLK, CLK 0.75 ns
Hold Time, Slow Slew Rate
(2,5)
0.9 ns
NOTES:
1. Data inputs must be low a minimum time of tACT max., after RESET is taken HIGH.
2. Data and clock inputs must be held at valid levels (not floating) a minimum time of tINACT max., after RESET is taken LOW.
3. For data signal input slew rate is 1V/ns.
4. For data signal input slew rate is 0.5V/ns and <1V/ns.
5. CLK, CLK signal input slew rates are 1V/ns.
5
COMMERCIAL TEMPERATURE RANGE
IDT74SSTVF16857
14-BIT REGISTERED BUFFER WITH SSTL I/O
TEST CIRCUITS AND WAVEFORMS (VDD = 2.5V ± 0.2V)
Voltage Waveforms - Pulse Duration
NOTES:
1. CL includes probe and jig capacitance.
2. IDD tested with clock and data inputs held at VDD or GND, and IO = 0mA.
3. All input pulses are supplied by generators having the following characteristics: PRR 10MHz, ZO = 50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5. VTT = VREF = VDDQ/2
6. VIH = VREF + 310mV (AC voltage levels) for differential inputs. VIH = VDD for LVCMOS input.
7. VIL = VREF - 310mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input.
8. tPLH and tPHL are the same as tPD.
Load Circuit
Voltage Waveforms - Setup and Hold Times
Voltage Waveforms - Propagation Delay Times
Voltage Waveforms - Propagation Delay Times
Voltage and Current Waveforms
Inputs Active and Inactive Times
Timing
Input
V
ICR
VI( PP)
tPLH tPHL
Output
V
OH
VOL
VICR
VTT VTT
VOH
VOL
VIH
VIL
tPH L
VDD/2
V
TT
LVCMOS
RESET
Input
Output
VREF
VIH
VIL
VREF
Input
tW
VREF
VIH
VIL
VREF
Input
VICR VI(PP )
tSU tN
Timing
Input
From Output
Under Test
V
TT
RL =50Ω
C
L =30pF
(see note 1)
Test Point
LVCMOS
RESET
Input
V
DD/2
V
DD
tINACT tACT
IDD
VDD/2
90%
0V
(see note 2)
10%
6
COMMERCIAL TEMPERATURE RANGE
IDT74SSTVF16857
14-BIT REGISTERED BUFFER WITH SSTL I/O
ORDERING INFORMATION
ID T
XX
XXX X
XX
Packa geDevice Typ eTem p. Range
PA
PAG
Thin S hrink S m all O utline Pack age
TSSO P - Green
74
14-Bit Registered Buffer w ith SSTL I/O
0°C to +70°C
SSTV
857
16
XX
Family
Double-Density
CORPORATE HEADQUARTERS for SALES:
San Jose, CA 95138 fax: 408-284-2775
www.idt.com

74SSTVF16857PAG8

Mfr. #:
Manufacturer:
IDT
Description:
Registers 14BIT REGIST BUFFER, SSTL
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet