ISL29038
4
FN7851.1
January 23, 2015
Submit Document Feedback
ProxWASH Washout Bit Activation Level Norwood Solar Emulator 40k Lux
ProxOffsetMax Maximum PROX Offset, Referenced to
Proximity ADC Range
512 LSB
ProxOffsetInc Proximity Offset Adjust Increment Referenced
to Proximity ADC Range
27 LSB
LED DRIVER (IRDR PIN)
t
r
Rise Time for IRDR Sink Current R
LOAD
= 15Ω at IRDR pin, 20% to 80% 25 ns
t
f
Fall time for IRDR Sink Current R
LOAD
= 15Ω at IRDR pin, 80% to 20% 15 ns
I
IRDR_0
IRDR Sink Current PROX_DR = 0; V
IRDR
= 0.5V 31.25 mA
I
IRDR_1
IRDR Sink Current PROX_DR = 1; V
IRDR
= 0.5V 62.5 mA
I
IRDR_2
IRDR Sink Current PROX_DR = 2; V
IRDR
= 0.5V 125 mA
I
IRDR_3
IRDR Sink Current PROX_DR = 3; V
IRDR
= 0.5V 250 mA
I
IRDR_LEAK
IRDR Leakage Current PROX_EN = 0; V
IRDR
= 3.63V 0.001 1 µA
V
IRDR
IRDR Pin Voltage Compliance Register bit PROX_DR = 0 0.50 4.3 V
t
PULSE
I
IRDR
On Time Per PROX Reading 90 µs
MISCELLANEOUS
V
REF
Voltage of REXT Pin ALS_EN = 1 or PROX_EN = 1 0.52 V
Electrical Specifications V
DD
= 3.0V, T
A
= +25°C, R
EXT
= 499kΩ 1% tolerance. (Continued)
PARAMETER DESCRIPTION TEST CONDITION
MIN
(Note 7
)TYP
MAX
(Note 7)UNITS
I
2
C Electrical Specifications For SCL and SDA unless otherwise noted, V
DD
= 3V, T
A
= +25°C, R
EXT
= 499kΩ 1% tolerance
(Note 11
).
SYMBOL PARAMETER TEST CONDITIONS
MIN
(Note 7)
TYP
MAX
(Note 7)
UNITS
V
I
2
C
Supply Voltage Range for I
2
C Interface 1.7 3.63 V
f
SCL
SCL Clock Frequency 400 kHz
V
IL
SCL and SDA Input Low Voltage 0.55 V
V
IH
SCL and SDA Input High Voltage 1.25 V
V
hys
Hysteresis of Schmitt Trigger Input 0.05V
DD
V
V
OL
Low-level Output Voltage (open-drain) at 4mA Sink
Current
0.4 V
I
i
Input Leakage for each SDA, SCL Pin -10 10 µA
t
SP
Pulse Width of Spikes that must be Suppressed by
the Input Filter
50 ns
t
AA
SCL Falling Edge to SDA Output Data Valid 900 ns
C
i
Capacitance for each SDA and SCL Pin 10 pF
t
HD:STA
Hold Time START Condition After this period, the first clock
pulse is generated
600 ns
t
LOW
LOW Period of the SCL Clock Measured at the 30% of VDD
crossing
1300 ns
t
HIGH
HIGH Period of the SCL Clock 600 ns
t
SU:STA
Set-up Time for a START Condition 600 ns
t
HD:DAT
Data Hold Time 30 ns
t
SU:DAT
Data Set-up Time 100 ns