XC2C64A CoolRunner-II CPLD
DS311 (v2.3) November 19, 2008 www.xilinx.com 7
Product Specification
Internal Timing Parameters
Symbol Parameter
(1)
-5 -7
UnitsMin. Max. Min. Max.
Buffer Delays
T
IN
Input buffer delay - 1.7 - 2.4 ns
T
DIN
Direct data register input delay - 2.6 - 4.0 ns
T
GCK
Global clock buffer delay - 1.6 - 2.5 ns
T
GSR
Global set/reset buffer delay - 2.4 - 3.5 ns
T
GTS
Global 3-state buffer delay - 2.7 - 3.9 ns
T
OUT
Output buffer delay - 1.9 - 2.8 ns
T
EN
Output buffer enable/disable delay - 5.3 - 6.1 ns
P-term Delays
T
CT
Control term delay - 2.0 - 2.5 ns
T
LOGI1
Single P-term delay adder - 0.5 - 0.8 ns
T
LOGI2
Multiple P-term delay adder - 0.4 - 0.8 ns
Macrocell Delay
T
PDI
Input to output valid - 0.5 - 0.7 ns
T
SUI
Setup before clock 1.4 - 1.8 - ns
T
HI
Hold after clock 0.0 - 0.0 - ns
T
ECSU
Enable clock setup time 0.9 - 1.3 - ns
T
ECHO
Enable clock hold time 0 - 0 - ns
T
COI
Clock to output valid - 0.4 - 0.7 ns
T
AOI
Set/reset to output valid - 1.7 - 2.0 ns
T
CDBL
Clock doubler delay - 0 - 0 ns
Feedback Delays
T
F
Feedback delay - 1.5 - 3.0 ns
T
OEM
Macrocell to global OE delay - 1.7 - 1.7 ns
I/O Standard Time Adder Delays 1.5V CMOS
T
HYS15
Hysteresis input adder - 4.0 - 6.0 ns
T
OUT15
Output adder - 0.9 - 1.5 ns
T
SLEW15
Output slew rate adder - 4.0 - 6.0 ns
I/O Standard Time Adder Delays 1.8V CMOS
T
HYS18
Hysteresis input adder - 3.0 - 4.0 ns
T
OUT18
Output adder - 0 - 0 ns
T
SLEW
Output slew rate adder - 3.5 - 5.0 ns
