1
FN6813.1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
| Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
FemtoCharge is a trademark of Kenet Inc. Copyright Intersil Americas Inc. 2008, 2011. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
KAD2708L
8-Bit, 350/275/210/170/105MSPS A/D
Converter
The Intersil KAD2708L is the industry’s lowest power, 8-bit,
350MSPS, high performance Analog-to-Digital converter. It is
designed with Intersil’s proprietary FemtoCharge™ technology
on a standard CMOS process. The KAD2708L offers high
dynamic performance (48.8dBFS SNR @ f
IN
= 175MHz) while
consuming less than 330mW. Features include an over-range
indicator and a selectable divide-by-2 input clock divider. The
KAD2708L is one member of a pin-compatible family offering
8- and 10-bit ADCs with sample rates from 105MSPS to
350MSPS and LVDS-compatible or LVCMOS outputs (Table 1).
This family of products is available in 68 Ld RoHS-compliant
QFN packages with exposed paddle. Performance is specified
over the full industrial temperature range (-40°C to +85°C).
Features
On-Chip Reference
Internal Track and Hold
•1.5V
P-P
Differential Input Voltage
600mHz Analog Input Bandwidth
Two’s Complement or Binary Output
Over-Range Indicator
Selectable ÷2 Clock Divider
LVDS Compatible Outputs
Key Specifications
SNR = 48.8dBFS at f
S
= 350MSPS, f
IN
= 175MHz
SFDR = 64dBc at f
S
= 350MSPS, f
IN
= 175MHz
Power Consumption < 330mW at f
S
= 350MSPS
Applications
High-Performance Data Acquisition
Portable Oscilloscope
Medical Imaging
Cable Head Ends
Power-Amplifier Linearization
Radar and Satellite Antenna Array Processing
Broadband Communications
Point-to-Point Microwave Systems
Communications Test Equipment
Pin-Compatible Family
LVDS
Drivers
1.21 V
Clock
Generation
S/H
INP
INN
8-bit
350MSPS
ADC
CLK_P
CLK_N
OVSS
AVSS
AVDD2
CLKOUTP
CLKOUTN
D7P – D0P
ORP
2SC
OVDD
CLKDIV
+
AVDD3
VREF
VREFSEL
VCM
8
D7N – D0N
ORN
Ordering Information
PART NUMBER
(Notes 1, 2)
SPEED
(MSPS)
TEMP.
RANGE
(°C) PACKAGE
PKG.
DWG. #
KAD2708L-35Q68 350 -40 to +85 68 Ld QFN L68.10x10B
KAD2708L-27Q68 275 -40 to +85 68 Ld QFN L68.10x10B
KAD2708L-21Q68 210 -40 to +85 68 Ld QFN L68.10x10B
KAD2708L-17Q68 170 -40 to +85 68 Ld QFN L68.10x10B
KAD2708L-10Q68 105 -40 to +85 68 Ld QFN L68.10x10B
NOTES:
1. For Moisture Sensitivity Level (MSL), please see device
information pages for KAD2708L-10
, KAD2708L-17,
KAD2708L-21
, KAD2708L-27, and KAD2708L-35. For more
information on MSL, please see Tech Brief TB363
.
2. These Intersil Pb-free plastic packaged products employ special
Pb-free material sets, molding compounds/die attach materials,
and 100% matte tin plate plus anneal (e3 termination finish, which
is RoHS compliant and compatible with both SnPb and Pb-free
soldering operations). Intersil Pb-free products are MSL classified
at Pb-free peak reflow temperatures that meet or exceed the
Pb-free requirements of IPC/JEDEC J STD-020.
TABLE 1. PIN-COMPATIBLE PRODUCTS
RESOLUTION, SPEED LVDS OUTPUTS LVCMOS OUTPUTS
8 Bits 350MSPS KAD2708L-35
10 Bits 275MSPS KAD2710L-27 KAD2710C-27
8 Bits 275MSPS KAD2708L-27 KAD2708C-27
10 Bits 210MSPS KAD2710L-21 KAD2710C-21
8 Bits 210MSPS KAD2708L-21 KAD2708C-21
10 Bits 170MSPS KAD2710L-17 KAD2710C-17
8 Bits 170MSPS KAD2708L-17 KAD2708C-17
10 Bits 105MSPS KAD2710L-10 KAD2710C-10
8 Bits 105MSPS KAD2708L-10 KAD2708C-10
Data Sheet April 14, 2011
N
O
T
R
E
CO
M
M
E
ND
E
D
F
O
R NE
W
D
E
S
I
G
NS
N
O
RE
C
O
M
M
E
N
D
E
D
R
E
P
L
A
C
E
M
E
N
T
c
o
n
t
a
c
t
o
u
r
T
e
c
h
n
i
c
a
l
S
u
p
p
o
r
t
C
e
n
t
e
r
a
t
1
-
8
8
8
-
I
N
T
E
R
S
I
L
o
r
w
w
w
.
i
n
t
e
r
s
i
l
.
c
o
m
/
t
s
c
2
FN6813.1
April 14, 2011
Table of Contents
Absolute Maximum Ratings ........................................ 3
Thermal Information ..................................................... 3
Electrical Specifications............................................... 3
Digital Specifications .................................................... 5
Timing Diagram ............................................................. 6
Timing Specifications .................................................. 6
ESD ................................................................................ 6
Pin Description ............................................................. 7
Pin Configuration ......................................................... 8
Typical Performance Curves .........................................9
Functional Description .................................................12
Reset .........................................................................12
Voltage Reference .....................................................12
Analog Input ..............................................................12
Clock Input ................................................................13
Jitter ...........................................................................13
Digital Outputs ...........................................................14
Equivalent Circuits .......................................................14
Layout Considerations ................................................15
Split Ground and Power Planes ................................15
Clock Input Considerations.........................................15
Bypass and Filtering ..................................................15
LVDS Outputs ...........................................................15
Unused Inputs ...........................................................15
Definitions......................................................................15
Package Outline Drawing ............................................16
L68.10x10B ................................................................16
KAD2708L
3
FN6813.1
April 14, 2011
Absolute Maximum Ratings Thermal Information
AVDD2 to AVSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4V to 2.1V
AVDD3 to AVSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4V to 3.7V
OVDD2 to OVSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4V to 2.1V
Analog Inputs to AVSS. . . . . . . . . . . . . . . . . -0.4V to AVDD3 + 0.3V
Clock Inputs to AVSS. . . . . . . . . . . . . . . . . . -0.4V to AVDD2 + 0.3V
Logic Inputs to AVSS (VREFSEL, CLKDIV) -0.4V to AVDD3 + 0.3V
Logic Inputs to OVSS (RST, 2SC) . . . . . . . . -0.4V to OVDD2 + 0.3V
VREF to AVSS . . . . . . . . . . . . . . . . . . . . . . . -0.4V to AVDD3 + 0.3V
Analog Output Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA
Logic Output Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA
LVDS Output Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA
Thermal Resistance (Typical)
JA
(°C/W)
JC
(°C/W)
68 Ld QFN Package (Notes 3, 4). . . . . 23 1.8
Operating Temperature . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTE:
3.
JA
is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech
Brief TB379
for details.
4. For
JC
, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD2 = 1.8V, AVDD3 = 3.3V,
OVDD = 1.8V, T
A
= -40°C to +85°C (typical specifications at +25°C), f
SAMPLE
= 350MSPS, 270MSPS, 210MSPS,
170MSPS and 105MSPS, f
IN
= Nyquist at -0.5dBFS. Boldface limits apply over the operating temperature
range, -40°C to +85°C.
PARAMETER SYMBOL CONDITIONS
KAD2708L-35 KAD2708L-27 KAD2708L-21 KAD2708L-17 KAD2708L-10
UNITS
MIN
(Note 5) TYP
MAX
(Note 5)
MIN
(Note 5) TYP
MAX
(Note 5)
MIN
(Note 5) TYP
MAX
(Note 5)
MIN
(Note 5) TYP
MAX
(Note 5)
MIN
(Note 5) TYP
MAX
(Note 5)
DC SPECIFICATIONS
Analog Input
Full-Scale
Analog Input
Range
V
FS
1.4 1.5 1.6 1.4 1.5 1.6 1.4 1.5 1.6 1.4 1.5 1.6 1.4 1.5 1.6 V
P-P
Full Scale
Range Temp.
Drift
A
VTC
Full Temp 257 230 210 198 176 ppm
/°C
Common-
Mode Output
Voltage
V
CM
860 860 860 860 860 mV
Power Requirements
1.8V Analog
Supply
Voltage
AVDD2 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V
3.3V Analog
Supply
Voltage
AVDD3 3.15 3.3 3.45 3.15 3.3 3.45 3.15 3.3 3.45 3.15 3.3 3.45 3.15 3.3 3.45 V
1.8V Digital
Supply
Voltage
OVDD 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V
1.8V Analog
Supply
Current
I
AVDD2
51 60 44 51 38 42 35 39 29 33 mA
3.3V Analog
Supply
Current
I
AVDD3
50 54 41 45 33 37 28 32 21 24 mA
1.8V Digital
Supply
Current
I
OVDD
39 44 34 39 33 36 31 36 28 32 mA
KAD2708L

KAD2708L-35Q68

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Analog to Digital Converters - ADC 8-BIT 350MSPS SINGLE ADC LVCMOS
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union