10
FN6813.1
April 14, 2011
FIGURE 9. POWER DISSIPATION vs f
SAMPLE
FIGURE 10. DIFFERENTIAL NONLINEARITY vs OUTPUT CODE
FIGURE 11. INTEGRAL NONLINEARITY vs OUTPUT CODE FIGURE 12. NOISE HISTOGRAM
FIGURE 13. OUTPUT SPECTRUM @ 9.865MHz FIGURE 14. OUTPUT SPECTRUM @ 133.805MHz
Typical Performance Curves AVDD2 = OVDD2 = 1.8V, AVDD3 = 3.3V, T
A
= +25°C, f
SAMPLE
= 350MHz, f
IN
= 175MHz,
A
IN
= -0.5dBFS unless noted. (Continued)
15 0
17 0
19 0
210
230
250
270
290
310
330
350
100 150 200 250 300 350
f
SAMPLE
(f
S
) (MSPS)
POWER DISSIPATION (P
D
) (mW)
0 32 64 96 128 160 192 224 255
-1
-0.75
-0.5
-0.25
0
0.25
0.5
0.75
1
CODE
DNL (LSBs)
0 32 64 96 128 160 192 224 255
-1
-0.7 5
-0.5
-0.2 5
0
0.25
0.5
0.75
1
CODE
INL (LSBs)
124 125 126 12 7 128 129 130
0
5,000
10,000
15,000
20,000
25,000
30,000
35,000
40,000
45,000
50,000
CODE
CODE COUNT
0 20 40 60 80 100 120
-1 20
-1 00
-80
-60
-40
-20
0
FREQUENCY (MHz)
AMPLITUDE (dB)
Ain = -0.47dBFS
SNR = 49.4dBFS
SFDR = 68.4dBc
SINAD = 49.3dBFS
HD2 = -86dBc
HD3 = -69dBc
0 20 40 60 80 100 120
-120
-100
-80
-60
-40
-20
0
FREQUENCY (MHz)
AMPLITUDE (dB)
Ain = -0.47dBFS
SNR = 49.4dBFS
SFDR = 69.2dBc
SINAD = 49.4dBFS
HD2 = -81dBc
HD3 = -91dBc
KAD2708L
11
FN6813.1
April 14, 2011
FIGURE 15. OUTPUT SPECTRUM @ 299.645MHz FIGURE 16. TWO-TONE SPECTRUM @ 69MHz, 70MHz
FIGURE 17. TWO-TONE SPECTRUM @ 140MHz, 141MHz FIGURE 18. TWO-TONE SPECTRUM @ 300MHz, 305MHz
FIGURE 19. SNR AND SFDR vs TEMPERATURE FIGURE 20. CALIBRATION TIME vs f
S
Typical Performance Curves AVDD2 = OVDD2 = 1.8V, AVDD3 = 3.3V, T
A
= +25°C, f
SAMPLE
= 350MHz, f
IN
= 175MHz,
A
IN
= -0.5dBFS unless noted. (Continued)
0 20 40 60 80 100 12 0
-120
-100
-8 0
-6 0
-4 0
-2 0
0
FREQUENCY (MHz)
AMPL ITUDE (dB )
Ain = -0.48dBFS
SNR = 49.3dBFS
SFDR = 63dBc
SINAD = 49.1dBFS
HD2 = -63dBc
HD3 = -67dBc
0 20 40 60 80 100 120
-1 20
-1 00
-80
-60
-40
-20
0
FREQUENCY (MHz)
AMPLITUDE (dB)
Ain = -7.1dBFS
2TSF DR = 67dBc
IMD3 = -74dB FS
0 20 40 60 80 100 12 0
-120
-100
-80
-60
-40
-20
0
FREQUENCY (MHz)
AMPLITUDE (dB)
Ain = -7dBFS
2TSFDR = 73dBc
IMD3 = -8 1dB FS
0 20 40 60 80 100 120
-1 20
-1 00
-80
-60
-40
-20
0
FREQUENCY (MHz)
AMPLITUDE (dB)
Ain = -7d BFS
2TSFD R = 63dBc
IMD3 = -76dBFS
40
45
50
55
60
65
70
75
-40 -20 0 20 40 60 80
AMBIENT TEMPERATURE, C
SNR(dBFS), SFDR(dBc
)
SFDR
SNR
100
200
300
400
500
600
700
100 125 150 175 200 225 250 275 300 325 350
f
SAMPLE
(f
S
) (MSPS)
t
CAL
(ms)
KAD2708L
12
FN6813.1
April 14, 2011
Functional Description
The KAD2708L is an 8-bit, 350MSPS A/D converter in a
pipelined architecture. The input voltage is captured by a
sample-and-hold circuit and converted to a unit of charge.
Proprietary charge-domain techniques are used to compare
the input to a series of reference charges. These
comparisons determine the digital code for each input value.
The converter pipeline requires 24 sample clocks to produce
a result. Digital error correction is also applied, resulting in a
total latency of 28 clock cycles. This is evident to the user as
a latency between the start of a conversion and the data
being available on the digital outputs.
At start-up, a self-calibration is performed to minimize gain
and offset errors. The reset pin (RST) is initially held low
internally at power-up and remains in that state until
calibration is complete. The clock frequency should remain
fixed during this time.
Calibration accuracy is maintained for the sample rate at
which it is performed and therefore should be repeated if the
clock frequency is changed by more than 10%. Recalibration
can be initiated via the RST pin, or power cycling, at any
time.
Reset
Recalibration of the ADC can be initiated at any time by
driving the RST pin low for a minimum of one clock cycle. An
open-drain driver is recommended.
The calibration sequence is initiated on the rising edge of
RST, as shown in Figure 21. The over-range output (ORP) is
set high once RST is pulled low, and it remains in that state
until calibration is complete. The ORP output returns to
normal operation at that time, so it is important that the
analog input be within the converter’s full-scale range in
order to observe the transition. If the input is in an
over-range state, the ORP pin stays high, and it is not
possible to detect the end of the calibration cycle.
While RST is low, the output clock (CLKOUTP/CLKOUTN)
stops toggling and is set low. Normal operation of the output
clock resumes at the next input clock edge (CLKP/CLKN)
after RST is deasserted. At 350MSPS, the nominal
calibration time is ~190ms.
Voltage Reference
The VREF pin is the full-scale reference, which sets the
full-scale input voltage for the chip and requires a bypass
capacitor of 0.1µF or larger. An internally generated
reference voltage is provided from a bandgap voltage buffer.
This buffer can sink or source up to 50µA externally.
An external voltage can be applied to this pin to provide a
more accurate reference than the internally generated
bandgap voltage or to match the full-scale reference among
a system of KAD2708L chips. One option in the latter
configuration is to use one KAD2708L's internally generated
reference as the external reference voltage for the other
chips in the system. Additionally, an externally provided
reference can be changed from the nominal value to adjust
the full-scale input voltage within a limited range.
To select whether the full-scale reference is internally
generated or externally provided, the digital input port,
VREFSEL, should be set appropriately: low for internal, or
high for external. This pin also has an internal 18k pull-up
resistor. To use the internally generated reference,
VREFSEL can be tied directly to AVSS, and to use an
external reference, VREFSEL can be left unconnected.
Analog Input
The fully differential ADC input (INP/INN) connects to the
sample-and-hold circuit. The ideal full-scale input voltage is
1.5V
P-P
, centered at the VCM voltage of 0.86V, as shown in
Figure 22.
Best performance is obtained when the analog inputs are
driven differentially. The common-mode output voltage,
VCM, should be used to properly bias each input, as shown
in Figures 23 and 24. An RF transformer gives the best
noise and distortion performance for wideband and/or high
intermediate frequency (IF) inputs. Two different transformer
input schemes are shown in Figures 23 and 24.
FIGURE 21. CALIBRATION TIMING
CLKP
CLKN
CLKOUTP
RST
ORP
Calibration Begins
Calibration Complete
Calibration Time
FIGURE 22. ANALOG INPUT RANGE
1.0
1.8
0.6
0.2
1.4
INP
INN
VCM
0.86V
0.75V
-0.75V
V
t
KAD2708L

KAD2708L-35Q68

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Analog to Digital Converters - ADC 8-BIT 350MSPS SINGLE ADC LVCMOS
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union