OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

74LVTH162240MEA

P1-P3P4-P6
© 2005 Fairchild Semiconductor Corporation DS012490 www.fairchildsemi.com
June 1999
Revised June 2005
74LVT162240 • 74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25:
Series Resistors in the Outputs
74LVT162240 • 74LVTH162240
Low Voltage 16-Bit Inverting Buffer/Line Driver
with 3-STATE Outputs and
25: Series Resistors in the Outputs
General Description
The LVT162240 and LVTH162240 contain sixteen inverting
buffers with 3-STATE outputs designed to be employed as
a memory and address driver, clock driver, or bus oriented
transmitter/receiver. The device is nibble controlled. Indi-
vidual 3-STATE control inputs can be shorted together for
8-bit or 16-bit operation.
The LVT162240 and LVTH162240 are designed with
equivalent 25
series resistance in both the HIGH and
LOW states of the output. This design reduces line noise in
applications such as memory address drivers, clock driv-
ers, and bus transceivers/transmitters.
The LVTH162240 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These inverting buffers and line drivers are designed for
low-voltage (3.3V) V
CC
applications, but with the capability
to provide a TTL interface to a 5V environment. The
LVT162240 and LVTH162240 are fabricated with an
advanced BiCMOS technology to achieve high speed oper-
ation similar to 5V ABT while maintaining a low power dis-
sipation.
Features
■ Input and output interface capability to systems at
5V V
CC
■ Outputs include equivalent series resistance of 25 to
make external termination resistors unnecessary and
reduce overshoot and undershoot
■ Bushold data inputs eliminate the need for external
pull-up resistors to hold unused inputs (74LVTH162240),
also available without bushold feature (74LVT162240)
■ Live insertion/extraction permitted
■ Power Up/Down high impedance provides glitch-free
bus loading
■ Functionally compatible with the 74 series 162240
■ Latch-up performance exceeds 500 mA
■ ESD performance:
Human-body model
2000V
Machine model
200V
Charged-device model
1000V
Ordering Code:
Note 1: Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Note 2: Use this Order Number to receive devices in Tape and Reel.
Order Number Package Number Package Description
74LVT162240MEA
(Note 1)
MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT162240MTD
(Note 1)
MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH162240MEA MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[TUBE]
74LVTH162240MEX
(Note 2)
MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[TAPE and REEL]
74LVTH162240MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TUBE]
74LVTH162240MTX
(Note 2)
MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TAPE and REEL]
www.fairchildsemi.com 2
74LVT162240 • 74LVTH162240
Logic Symbol
Connection Diagram
Pin Descriptions
Truth Table
H HIGH Voltage Level
L
LOW Voltage Level
X
Immaterial
Z
High Impedance
Functional Description
The LVT162240 and LVTH162240 contain sixteen inverting
buffers with 3-STATE standard outputs. The device is nib-
ble (4 bits) controlled with each nibble functioning identi-
cally, but independent of the other. The control pins may be
shorted together to obtain full 16-bit operation. The
3-STATE outputs are controlled by an Output Enable (OE
n
)
input for each nibble. When OE
n
is LOW, the outputs are in
2-state mode. When OE
n
is HIGH, the outputs are in the
high impedance mode, but this does not interfere with
entering new data into the inputs.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Pin Names Description
OE
n
Output Enable Inputs (Active LOW)
I
0
–I
15
Inputs
O
0
–O
15
3-STATE Outputs
Inputs Outputs
OE
1
I
0
–I
3
O
0
–O
3
LLH
LHL
HXZ
Inputs Outputs
OE
2
I
4
–I
7
O
4
–O
7
LLH
LHL
HXZ
Inputs Outputs
OE
3
I
8
–I
11
O
8
–O
11
LLH
LHL
HXZ
Inputs Outputs
OE
4
I
12
–I
15
O
12
–O
15
LLH
LHL
HXZ
3 www.fairchildsemi.com
74LVT162240 • 74LVTH162240
Absolute Maximum Ratings(Note 3)
Recommended Operating Conditions
Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions
beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.
Note 4: I
O
Absolute Maximum Rating must be observed.
DC Electrical Characteristics
Symbol Parameter Value Conditions Units
V
CC
Supply Voltage 0.5 to 4.6 V
V
I
DC Input Voltage 0.5 to 7.0 V
V
O
Output Voltage 0.5 to 7.0 Output in 3-STATE
V
0.5 to 7.0 Output in HIGH or LOW State (Note 4)
I
IK
DC Input Diode Current 50 V
I
GND mA
I
OK
DC Output Diode Current 50 V
O
GND mA
I
O
DC Output Current 64 V
O
V
CC
Output at HIGH State
mA
128 V
O
V
CC
Output at LOW State
I
CC
DC Supply Current per Supply Pin 64 mA
I
GND
DC Ground Current per Ground Pin 128 mA
T
STG
Storage Temperature 65 to 150 C
Symbol Parameter Min Max Units
V
CC
Supply Voltage 2.7 3.6 V
V
I
Input Voltage 0 5.5 V
I
OH
HIGH-Level Output Current 12 mA
I
OL
LOW-Level Output Current 12 mA
T
A
Free Air Operating Temperature 40 85 C
t/ V Input Edge Rate, V
IN
0.8V–2.0V, V
CC
3.0V 0 10 ns/V
Symbol Parameter
V
CC
(V)
T
A
40 C to 85 C
Units Conditions
Min Typ Max
(Note 5)
V
IK
Input Clamp Diode Voltage 2.7 1.2 V I
I
18 mA
V
IH
Input HIGH Voltage 2.7–3.6 2.0 V V
O
0.1V or
V
IL
Input LOW Voltage 2.7–3.6 0.8 V V
O
V
CC
0.1V
V
OH
Output HIGH Voltage 2.7–3.6 V
CC
0.2
V
I
OH
100 A
3.0 2.0 I
OH
12 mA
V
OL
Output LOW Voltage 2.7 0.2
V
I
OL
100 A
3.0 0.8 I
OL
12 mA
I
I(HOLD)
Bushold Input Minimum Drive 3.0 75
A
V
I
0.8V
(Note 6) 75 V
I
2.0V
I
I(OD)
Bushold Input Over-Drive
Current to Change State
3.0 500
A
(Note 7)
(Note 6) 500 (Note 8)
I
I
Input Current 3.6 10
A
V
I
5.5V
Control Pins 3.6 1V
I
0V or V
CC
Data Pins 3.6
5V
I
0V
1V
I
V
CC
I
OFF
Power Off Leakage Current 0 100 A0V V
I
or V
O
5.5V
I
PU/PD
Power Up/Down
0–1.5V 100 A
V
O
0.5V to 3.0V
3-STATE Current V
I
GND or V
CC
I
OZL
3-STATE Output Leakage Current 3.6 5 AV
O
0.5V
I
OZH
3-STATE Output Leakage Current 3.6 5 AV
O
3.0V
I
OZH
3-STATE Output Leakage Current 3.6 10 AV
CC
V
O
5.5V
I
CCH
Power Supply Current 3.6 0.19 mA Outputs HIGH
I
CCL
Power Supply Current 3.6 5 mA Outputs LOW
I
CCZ
Power Supply Current 3.6 0.19 mA Outputs Disabled
P1-P3P4-P6

74LVTH162240MEA

Mfr. #:
Buy 74LVTH162240MEA
Manufacturer:
ON Semiconductor / Fairchild
Description:
Buffers & Line Drivers 16-Bit Buf/Line Drv
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet