STCCP27ATBR Datasheet STCCP27ATBR | P10-P12

Obsolete Product(s) - Obsolete Product(s)

Timing diagram STCCP27A

10/19

5 Timing diagram

(unless otherwise specified T

= 25°C)

Note: LSB (bytewise Least Significant Bit first)

Figure 6. t

SUD-CLK ,

HCLK-D

(Differential input signals D+,D- and CLK+,CLK-)

Figure 7. Bit order in synchronization codes and data, LSB first (example start of frame), image

frame structure

Obsolete Product(s) - Obsolete Product(s)

STCCP27A Timing diagram

11/19

Figure 8. Disabled sync mode free running clock IN (SYNC_SEL=GND) (D1-D8 will get out input

data DIN, including sync code)

Obsolete Product(s) - Obsolete Product(s)

Timing diagram STCCP27A

12/19

Figure 9. Enabled sync mode free running clock IN (SYNC_SEL=V

) (D1-D8 will get out input

data DIN only, excluding sync code)

Obsolete Product(s) - Obsolete Product(s)

Mfr. #:

Manufacturer:

STMicroelectronics

Description:

Motor / Motion / Ignition Controllers & Drivers 1.8V/2.8V HiSpd dual diff line receiver

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union