Document Number: 001-15599 Rev. *E Page 4 of 9
Absolute Maximum Conditions
Parameter Description Condition Min Max Unit
V
DD
Supply Voltage –0.5 4.4 V
V
IN
[1]
Input Voltage, DC Relative to V
SS
–0.5 V
DD
+0.5 V
T
S
Temperature, Storage Non Operating –65 150 °C
T
J
Temperature, Junction – 135 °C
ESD
HBM
ESD Protection (Human Body Model) JEDEC STD 22-A114-B 2000 – V
UL–94 Flammability Rating At 1/8 in. V–0
Θ
JA
[5]
Thermal Resistance, Junction to Ambient 0 m/s airflow 84 °C/W
1 m/s airflow 79
2.5 m/s airflow 76
Operating Conditions
Parameter Description Min Typ Max Unit
V
DD
Supply Voltage Range 3.15 3.3 3.45 V
T
PU
Power up time for V
DD
to reach V
DD
(min). (Ensure power ramp is monotonic.) 0.05 – 500 ms
T
A
Ambient Temperature 0 – 70 °C
Crystal Characteristics
Parameter Description Min Typ Max Unit
Mode of Oscillation Fundamental
F Frequency –27–MHz
C
L
Load Capacitance – 14 – pF
ESR Equivalent Series Resistance – – 50 Ω
C
S
Shunt Capacitance – – 7 pF
DC Electrical Characteristics
Parameter Description Condition Min Typ Max Unit
I
DD
[3]
Power Supply Current Outputs on and terminated – – 120 mA
V
OD
LVDS Differential Output Voltage 247 350 454 mV
ΔV
OD
LVDS V
OD
Magnitude Change –50 – 50 mV
V
OS
LVDS Offset Output Voltage 1.125 1.25 1.375 mV
ΔV
OS
LVDS V
OS
Magnitude Change –25 – 25 mV
V
IH
Input High Voltage, SEL 0.7*V
DD
––V
V
IL
Input Low Voltage, SEL – – 0.3*V
DD
V
I
IH
Input High Current, SEL SEL
= V
DD
––10μA
I
IL
Input Low Current, SEL SEL
= V
SS
––20μA
C
IN
[5]
Input Capacitance, SEL – 4 – pF
V
VIN
VIN Input Voltage 0 – V
DD
V
I
VIN
VIN Input Current V
SS
≤ VIN
≤ V
DD
–10 – 60 μA
INL
VIN
[4, 5]
VIN to F
OUT
Integral Nonlinearity V
SS
≤ VIN
≤ V
DD
–1–%
Notes
1. The voltage on any input or output pin cannot exceed the power pin during power up.
2. Simulated using Apache Sentinel TI software. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper
(2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model
3. I
DD
includes ~8 mA of current that is dissipated externally in the output termination resistors.
4. Not 100% tested, guaranteed by design and characterization.
5. Integral nonlinearity is defined in IEEE Standard 1241-2000.
[+] Feedback