10
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN6435.3
September 21, 2011
V
OUT
is regulated at 4.5V, the charger is ON, delivering a
trickle charge current.
The IC moves to a fast charge constant current mode when
V
BAT
reaches the V
MIN
threshold. There are 3 possible
states in this mode depending on the output current. When
the sum of the output current and the fast charge current is
smaller than the input current limit, the IC enters the Fast
Charge state with the charge current set by R
IREF
. When the
output current and the fast charge current are greater than
the input current limit, the IC will enter the PPM mode, where
the charging current is reduced to a point such that the sum
of output current and the charging current equals to the input
current limit. If the output current by itself is greater than the
input current limit, the IC enters the Battery Discharge state,
where the battery is discharged to the system to supply a
part of the output demand.
When the battery voltage reaches 4.2V, the IC enters the CV
Charge state, where PPR
is LO, CHG is LO and V
OUT
is
regulated at 4.5V. The battery is being charged at a constant
voltage while the charging current decreases.
When the charging current is reduced to the IMIN threshold,
the IC enters a Charge Complete state, where PPR
is LO,
CHG
is HI, V
OUT
is regulated at 4.5V and the charger
continues to charge the battery.
When the timeout interval has elapsed after the Charge
Complete state, the IC will enter the Disabled state, where
the PPR
is LO, CHG is HI, V
OUT
is regulated at 4.5V and the
charger is OFF. After the Charge Complete state, if VBAT is
below the re-charge threshold, the IC will re-initialize and
start a new cycle.
If the timeout limit is reached before the Charge Complete
state, the IC enters the Charger Fault state, where PPR
is
LO, CHG
is blinking, VOUT is regulated at 4.5V and the
charger is OFF. This state is latched until the input power is
removed and re-applied to start a new cycle.
Any time during the operation, if the die temperature reaches
the OTP threshold, the IC will enter the OTP state, where
PPR
is LO, CHG is HI, and the charger is OFF. VOUT is
disconnected from VIN and connected to VBAT internally to
maintain system power need.
Summary of Output States
The output states under various fault conditions are
summarized in Table 1.
TABLE 1. OUTPUT STATES UNDER FAULT CONDITIONS
OTP OVP BATON M1 M2
Y Y H OFF ON
Y N H OFF ON
N Y H OFF ON
Y Y L OFF OFF
Y N L OFF OFF
N Y L OFF OFF
N N X Regulating Charging
NOTES:
1. BATON: BATON Pin
2. OVP: Input Overvoltage Protection
3. OTP: Over-Temperature Protection
4. M1: Output Path MOSFET
5. M2: Battery Path MOSFET
ISL9301
11
FN6435.3
September 21, 2011
POWER
UP
POR
Y
N
INITIA LIZA TION
RESET TIMER
Y
Y
Y
Y
IREF+IOUT >
ILIM ?
IO U T >ILIM ?
N
VBAT = 4.2V?
Y
N
VIN>VPOR?
Y
CHARGER FAULT
VOUT = ON
CHARGER = OFF
CHG = BLINKING
CHARGE COMPLETE
VOUT = ON
CHARGER = ON
CHG = HI
N
CV CHARGE
VOUT = ON
CHARGER = ON
CHG = LO
TIMEOUT?
N
VIN>VOUT +VOS?
N
Y
N
VIN<VOVP?
Y
N
VOUT <
VRECH?
N
BATT DISCHARGE
VOUT = ON
ICHG = -(IOUT ILIM)
CHARGER =
REVERSED
CHG = HI
TIMER RESET
FAST CHARGE
VOUT = ON
ICHG = IREF
CHARGER = ON
CHG = LO
PPM
VOUT = ON
ICHG = (ILIM – IOUT)
CHARGER = ON
CHG = LO
I
CHG
< I
MIN
?
Timeout?
DISABLED
VOUT = ON
Charger = OFF
CHG = HI
N
OTP
VOUT = VBAT
CHARGER = OFF
CHG = HI
T
die
< 110
o
C?
ANYTIME DIE
TEMPERATURE
EXCEEDS 142
O
C
N
N
YY
Y
POWER DOWN
TO POWER UP
TRICKLE CHARGE
PPR = L
CHG = L
VOUT = 4.5V
CHARGER = ON
VBAT>V
MIN
FIGURE 6. STATE DIAGRAM
ISL9301
12
FN6435.3
September 21, 2011
ISL9301
Package Outline Drawing
L10.3x3C
10 LEAD DUAL FLAT PACKAGE (DFN)
Rev 2, 09/09
located within the zone indicated. The pin #1 indentifier may be
Unless otherwise specified, tolerance : Decimal ± 0.05
Tiebar shown (if present) is a non-functional feature.
The configuration of the pin #1 identifier is optional, but must be
between 0.18mm and 0.30mm from the terminal tip.
Dimension b applies to the metallized terminal and is measured
Dimensions in ( ) for Reference Only.
Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
6.
either a mold or mark feature.
3.
5.
4.
2.
Dimensions are in millimeters.1.
NOTES:
BOTTOM VIEW
DETAIL "X"
SIDE VIEW
TYPICAL RECOMMENDED LAND PATTERN
TOP VIEW
(4X) 0.10
INDEX AREA
PIN 1
PIN #1 INDEX AREA
C
SEATING PLANE
BASE PLANE
0.08
SEE DETAIL "X"
C
C
5
6
6
A
B
0.10
C
2
6
10
1
PACKAGE
0.90
0.20
0.50
2.38
3.00
(10x 0.25)
(8x 0.50)
2.38
1.64
(10 x 0.60)
3.00
0.05
0.20 REF
10 x 0.25
10x 0.40
1.64
OUTLINE
CB
MAX
(4X) 0.10
CB
5
M
7.
COMPLAINT TO JEDEC MO-229-WEED-3 except for E-PAD
dimensions.

ISL9301IRZ

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Battery Management BATRY CHRGR W/PWR PATH MGT/TIMR 10LD
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet