9ZX21901C
19-Output Differential Zbuffer for PCIe Gen2/3 and QPI
16
Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com
For Sales
800-345-7015
408-284-8200
Fax: 408-284-2775
For Tech Support
408-284-6578
pcclockhelp@idt.com
Corporate Headquarters
Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)
Asia Pacific and Japan
IDT Singapore Pte. Ltd.
1 Kallang Sector #07-01/06
KolamAyer Industrial Park
Singapore 349276
Phone: 65-6-744-3356
Fax: 65-6-744-1764
Europe
IDT Europe Limited
321 Kingston Road
Leatherhead, Surrey
KT22 7TU
England
Phone: 44-1372-363339
Fax: 44-1372-378851
© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks
of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks
are or may be trademarks or registered trademarks used to identify products or services of their respective owners.
Printed in USA
Revision History
Rev. Issue Date Who Description Page #
0.1 1/20/2010 RDW Initial release Various
A 6/10/2010 RDW
1. Corrected input clock on block diagram, updated QPI reference to 9.6GTs, added
note about fixed feedback path, added comment about DFB_OUT needed termination
network.
2. Reformatted electrical tables to fit new standard format
3. Added output termination/test load drawing and table
4. Released to final
1,5,6,9
B 6/22/201 RDW
1. Merged Phase Jitter Tables into Single Table.
2. Reformatted Electrical Tables into common format for future datasheets.
8
C 8/3/2010 RDW
1. Updated front page to standard 9ZX format.
2. Clarified that SMBus Address Selection table includes the Read/Write Bit. Minor
clarifications to other tables.
3. Added additive phase jitter table for bypass mode. 1-3, 5-11
D 3/2/2011 RDW 1. Added rise/fall varation spec to HCSL_Out table 6
E 5/11/2011 RDW 1. Added note to pinout indicating that the DFB_OUT pins must be terminated. 2
F 9/20/2011 RDW
1. Added "Case Temperature" to Abs Max specs.
2. Added Thermal Char data
Various
G 10/24/2011 LPL 1. Updated Thermal Characteristics table. 9
H 12/8/2011 RDW 1. Updated tDSPO_BYP parameter from +/-350 to +/-250ps. 7

9ZX21901CKLF

Mfr. #:
Manufacturer:
IDT
Description:
Clock Buffer PCIE BUFFER - Z TECH
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet