CM2009-02QR

© Semiconductor Components Industries, LLC, 2012
May, 2012 Rev. 5
1 Publication Order Number:
CM2009/D
CM2009
VGA Port Companion
Circuit
Product Description
The CM2009 connects between a video graphics controller
embedded in a PC, graphics adapter card or set top box and the VGA
or DVII port connector. The CM2009 incorporates ESD protection
for all signals, level shifting for the DDC signals and buffering for the
SYNC signals. ESD protection for the video, DDC and SYNC lines is
implemented with lowcapacitance current steering diodes.
All ESD diodes are designed to safely handle the high current spikes
specified by IEC6100042 Level 4 (±8 kV contact discharge if
C
BYP
is present, ±4 kV if not). The ESD protection for the DDC signal
pins are designed to prevent “back current” when the device is
powered down while connected to a monitor that is powered up.
Separate positive supply rails are provided for the VIDEO, DDC
and SYNC channels to facilitate interfacing with low voltage video
controller ICs to provide design flexibility in multisupplyvoltage
environments.
Two noninverting drivers provide buffering for the HSYNC and
VSYNC signals from the video controller IC (SYNC1, SYNC2).
These buffers accept TTL input levels and convert them to CMOS
output levels that swing between Ground and V
CC_SYNC
, which is
typically 5 V. Additionally, each driver has a series termination resistor
(R
T
) connected to the SYNC_OUT pin, eliminating the external
termination resistors typically required for the HSYNC and VSYNC
lines of the video cable. There are three versions with different values
of R
T
to allow termination at typically 65 W (CM200900) or 15 W
(CM200902).
The 15 W
(CM200902) version will typically require two external
resistors which can be chosen to exactly match the characteristic
impedance of the SYNC lines of the video cable.
Two Nchannel MOSFETs provide the level shifting function
required when the DDC controller is operated at a lower supply
voltage than the monitor. The gate terminals for these MOSFETS
(V
CC_DDC
) should be connected to the supply rail (typically 3.3 V)
that supplies power to the transceivers of the DDC controller.
Features
Includes ESD Protection, LevelShifting, Buffering and
Sync Impedance Matching
7 Channels of ESD Protection for all VGA Port
Connector Pins Meeting IEC6100042 Level 4 ESD
Requirements (±8 kV Contact Discharge)
Very Low Loading Capacitance from ESD Protection
Diodes on VIDEO Lines (4 pF Maximum)
5 V Drivers for HSYNC and VSYNC Lines
Integrated Impedance Matching Resistors on Sync Lines
Bidirectional Level Shifting NChannel FETs
Provided for DDC_CLK & DDC_DATA Channels
Backdrive Protection on DDC Lines
Compact 16Lead QSOP Package
These Devices are PbFree and are RoHS Compliant
Applications
VGA and DVII Ports in:
Desktop and Notebook PCs
Graphics Cards
Set Top Boxes
MARKING DIAGRAM
Device Package Shipping
ORDERING INFORMATION
http://onsemi.com
CM200900QR QSOP16
(PbFree)
2500/Tape & Reel
QSOP16
QR SUFFIX
CASE 492
For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
CM2009 0xQR = Specific Device Code
YY = Year
WW = Work Week
CMD YYWW
CM2009
0xQR
QSOP16
(PbFree)
CM200902QR 2500/Tape & Reel
CM2009
http://onsemi.com
2
SIMPLIFIED ELECTRICAL SCHEMATIC
VIDEO_1
VIDEO_2
VIDEO_3
V
CC_VIDEO
GND
SYNC_OUT2
GND
V
CC_DDC
V
CC_SYNC
SYNC_OUT1
SYNC_IN2
SYNC_IN1
DDC_IN2
DDC_IN1
R
T
3
4
5
6
10
11
13
15
18
2
14
16
DDC_OUT2
DDC_OUT1
12
9
BYP
R
T
7
PACKAGE / PINOUT DIAGRAM
Top View
16 Pin QSOP
V
CC_SYNC
1
2
3
4
5
6
7
8
10
9
11
12
13
14
15
16
VIDEO_1
VIDEO_2
VIDEO_3
GND
V
CC_DDC
BYP
SYNC_IN2
SYNC_OUT1
SYNC_OUT2
SYNC_IN1
DDC_OUT2
DDC_IN2
DDC_IN1
DDC_OUT1
V
CC_VIDEO
Table 1. PIN DESCRIPTIONS
Lead(s) Name Description
1 V
CC_SYNC
This is an isolated supply input for the SYNC_1 and SYNC_2 level shifters and their associated ESD
protection circuits.
2 V
CC_VIDEO
This is a supply pin specifically for the VIDEO_1, VIDEO_2 and VIDEO_3 ESD protection circuits.
3 VIDEO_1 Video signal ESD protection channel. This pin is typically tied one of the video lines between the VGA
controller device and the video connector.
4 VIDEO_2 Video signal ESD protection channel. This pin is typically tied one of the video lines between the VGA
controller device and the video connector.
5 VIDEO_3 Video signal ESD protection channel. This pin is typically tied one of the video lines between the VGA
controller device and the video connector.
6 GND Ground reference supply pin.
7 V
CC_DDC
This is an isolated supply input for the DDC_1 and DDC_2 levelshifting NFET gates.
8 BYP
This input is used to connect an external 0.2 mF bypass capacitor to the DDC circuits, resulting in an
increased ESD withstand voltage rating for these circuits (±8 kV with vs. ±4 kV without).
9 DDC_OUT1 DDC signal output. Connects to the video connector side of one of the sync lines.
10 DDC_IN1 DDC signal input. Connects to the VGA controller side of one of the sync lines.
CM2009
http://onsemi.com
3
Table 1. PIN DESCRIPTIONS
Lead(s) DescriptionName
11 DDC_IN2 DDC signal input. Connects to the VGA controller side of one of the sync lines.
12 DDC_OUT2 DDC signal output. Connects to the video connector side of one of the sync lines.
13 SYNC_IN1 Sync signal buffer input. Connects to the VGA controller side of one of the sync lines.
14 SYNC_OUT1 Sync signal buffer output. Connects to the video connector side of one of the sync lines.
15 SYNC_IN2 Sync signal buffer input. Connects to the VGA controller side of one of the sync lines.
16 SYNC_OUT2 Sync signal buffer output. Connects to the video connector side of one of the sync lines.
SPECIFICATIONS
Table 2. ABSOLUTE MAXIMUM RATINGS
Parameter Rating Units
V
CC_VIDEO,
V
CC_DDC
and V
CC_SYNC
Supply Voltage Inputs [GND 0.5] to +6.0 V
ESD Diode Forward Current (one diode conducting at a time) 10 mA
DC Voltage at Inputs
VIDEO_1, VIDEO_2, VIDEO_3
DDC_IN1, DDC_IN2
DDC_OUT1, DDC_OUT2
SYNC_IN1, SYNC_IN2
[GND 0.5] to [V
CC_VIDEO
+ 0.5]
[GND 0.5] to 6.0
[GND 0.5] to 6.0
[GND 0.5] to [V
CC_SYNC
+ 0.5]
V
Operating Temperature Range 40 to +85 °C
Storage Temperature Range 40 to +150 °C
Package Power Rating (T
A
= 25°C) 500 mW
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.

CM2009-02QR

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Video ICs VGA Port Circuit 15 Ohm
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet