AD7233ANZ

FUNCTIONAL BLOCK DIAGRAM
INPUT SHIFT
REGISTER
12
SDIN SCLK SYNC LDAC
DAC
LATCH
12
12-BIT
DAC
2R
V
OUT
GND
V
SS
2R
V
DD
AD7233
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
LC
2
MOS
12-Bit Serial Mini-DIP DACPORT
AD7233
GENERAL DESCRIPTION
The AD7233 is a complete 12-bit, voltage-output, digital-to-
analog converter with output amplifier and Zener voltage reference
all in an 8-lead package. No external trims are required to
achieve full specified performance. The data format is twos
complement, and the output range is –5 V to +5 V.
The AD7233 features a fast, versatile serial interface which
allows easy connection to both microcomputers and 16-bit digital
signal processors with serial ports. When the SYNC input is
taken low, data on the SDIN pin is clocked into the input shift
register on each falling edge of SCLK. On completion of the
16-bit data transfer, bringing LDAC low updates the DAC latch
with the lower 12 bits of data and updates the output. Alterna-
tively, LDAC can be tied permanently low, and in this case the
DAC register is automatically updated with the contents of the
shift register when all sixteen data bits have been clocked in.
The serial data may be applied at rates up to 5 MHz allowing a
DAC update rate of 300 kHz.
For applications which require greater flexibility and unipolar
output ranges with single supply operation, please refer to the
AD7243 data sheet.
The AD7233 is fabricated on Linear Compatible CMOS
(LC
2
MOS), an advanced, mixed-technology process. It is pack-
aged in an 8-lead DIP package.
PRODUCT HIGHLIGHTS
1. Complete 12-Bit DACPORT
®
.
2. The AD7233 is a complete, voltage output, 12-bit DAC on a
single chip. This single-chip design is inherently more reli-
able than multichip designs.
3. Simple 3-wire interface to most microcontrollers and DSP
processors.
4. DAC Update Rate—300 kHz.
5. Space Saving 8-Lead Package.
FEATURES
12-Bit CMOS DAC with
On-Chip Voltage Reference
Output Amplifier
–5 V to +5 V Output Range
Serial Interface
300 kHz DAC Update Rate
Small Size: 8-Pin Mini-DIP
Nonlinearity: 1/2 LSB T
MIN
to T
MAX
Low Power Dissipation: 100 mW Typ
APPLICATIONS
Process Control
Industrial Automation
Digital Signal Processing Systems
Input/Output Ports
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2001
DACPORT is a registered trademark of Analog Devices, Inc.
AD7233* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
DOCUMENTATION
Application Notes
AN-225: 12-Bit Voltage-Output DACs for Single-Supply 5V
and 12V Systems
Data Sheet
AD7233: LC
2
MOS 12-Bit Serial Mini-Dip DACPORT Data
Sheet
REFERENCE MATERIALS
Solutions Bulletins & Brochures
Digital to Analog Converters ICs Solutions Bulletin
DESIGN RESOURCES
AD7233 Material Declaration
PCN-PDN Information
Quality And Reliability
Symbols and Footprints
DISCUSSIONS
View all AD7233 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
REV. B
–2–
AD7233–SPECIFICATIONS
1
(V
DD
= +12 V to +15 V,
2
V
SS
= –12 V to –15 V,
2
GND = 0 V, R
L
= 2 k, C
L
= 100 pF
to GND. All specifications T
MIN
to T
MAX
unless otherwise noted.)
P
arameter A Version B Version Unit Test Conditions/Comments
STATIC PERFORMANCE
Resolution 12 12 Bits
Relative Accuracy
3
± 1 ± 1/2 LSB max
Differential Nonlinearity
3
± 0.9 ± 0.9 LSB max Guaranteed Monotonic
Bipolar Zero Error
3
± 6 ± 6 LSB max DAC Latch Contents 0000 0000 0000
Full-Scale Error
3
± 8 ± 8 LSB max
Full-Scale Temperature Coefficient
4
± 30 ± 30 ppm of FSR/°C typ Guaranteed By Process
DIGITAL INPUTS
Input High Voltage, V
INH
2.4 2.4 V min
Input Low Voltage, V
INL
0.8 0.8 V max
Input Current
I
IN
± 1 ± 1 µA max V
IN
= 0 V to V
DD
Input Capacitance
4
8 8 pF max
ANALOG OUTPUTS
Output Voltage Range ± 5 ± 5V
DC Output Impedance
4
0.5 0.5 typ
AC CHARACTERISTICS
4
Voltage Output Settling Time Settling Time to Within ± 1/2 LSB of Final Value
Positive Full-Scale Change 10 10 µs max Typically 4 µs; DAC Latch 100. . .000 to 011. . .111
Negative Full-Scale Change 10 10 µs max Typically 5 µs; DAC Latch 011. . .111 to 100. . .000
Digital-to-Analog Glitch Impulse
3
30 30 nV secs typ DAC Latch Contents Toggled Between All 0s and all 1s
Digital Feedthrough
3
10 10 nV secs typ LDAC = High
POWER REQUIREMENTS
V
DD
Range 10.8/16.5 10.8/16.5 V min/V max For Specified Performance Unless Otherwise Stated
V
SS
Range –10.8/–16.5 –10.8/–16.5 V min/V max For Specified Performance Unless Otherwise Stated
I
DD
10 10 mA max Output Unloaded; Typically 7 mA at Thresholds
I
SS
2 2 mA max Output Unloaded; Typically 1 mA at Th
resholds
NOTES
1
Temperature Ranges are as follows: A, B Versions: –40°C to +85°C.
2
Power Supply Tolerance: A, B Versions: ± 10%.
3
See Terminology.
4
Guaranteed by design and characterization, not production tested.
Specifications subject to change without notice.
TIMING CHARACTERISTICS
1, 2
Limit at 25C, T
MIN
, T
MAX
Parameter (All Versions) Unit Conditions/Comments
t
1
3
200 ns min SCLK Cycle Time
t
2
15 ns min SYNC to SCLK Falling Edge Setup Time
t
3
70 ns min SYNC to SCLK Hold Time
t
4
0 ns min Data Setup Time
t
5
40 ns min Data Hold Time
t
6
0 ns min SYNC High to LDAC Low
t
7
20 ns min LDAC Pulsewidth
t
8
0 ns min LDAC High to SYNC Low
NOTES
1
Sample tested at 25°C to ensure compliance. All input signals are specified with tr and tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2
See Figure 3.
3
SCLK Mark/Space Ratio range is 40/60 to 60/40.
(V
DD
= +10.8 V to +16.5 V, V
SS
= –10.8 V to –16.5 V, GND = O V, R
L
= 2 k, C
L
= 100 pF. All
Specifications T
MIN
to T
MAX
unless otherwise noted.)

AD7233ANZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Digital to Analog Converters - DAC SERIAL 12-BIT IC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet