NCP336FCT2GEVB

NCP336, NCP337
http://onsemi.com
7
Figure 12. Enable Time and Rise Time
Figure 13. Disable Time and Fall Time
FUNCTIONAL DESCRIPTION
Overview
The NCP337 is a high side P channel MOSFET power
distribution switch designed to isolate ICs connected on the
battery in order to save energy. The part can be turned on,
with a wide range of battery from 1.2 V to 5.5 V.
Enable Input
Enable pin is an active high. The path is opened when EN
pin is tied low (disable), forcing P MOS switch off.
The IN/OUT path is activated with a minimum of Vin of
1.2 V and EN forced to high level.
Auto Discharge
NMOS FET is placed between the output pin and GND,
in order to discharge the application capacitor connected on
OUT pin.
The autodischarge is activated when EN pin is set to low
level (disable state).
The discharge path (Pull down NMOS) stays activated as
long as EN pin is set at low level and Vin > 1.2 V.
In order to limit the current across the internal discharge
Nmosfet, the typical value is set at 70 W.
Cin and Cout Capacitors
IN and OUT, 1 mF, at least, capacitors must be placed as
close as possible the part to for stability improvement.
NCP336, NCP337
http://onsemi.com
8
APPLICATION INFORMATION
Power Dissipation
Main contributor in term of junction temperature is the
power dissipation of the power MOSFET. Assuming this,
the power dissipation and the junction temperature in
normal mode can be calculated with the following
equations:
P
D
= R
DS(on)
x (I
OUT
)
2
P
D
= Power dissipation (W)
R
DS(on)
= Power MOSFET on resistance (W)
I
OUT
= Output current (A)
T
J
= P
D
x R
q
JA
+ T
A
T
J
= Junction temperature (°C)
R
q
JA
= Package thermal resistance (°C/W)
T
A
= Ambient temperature (°C)
PCB Recommendations
The NCP337 integrates an up to 3 A rated PMOS FET, and
the PCB design rules must be respected to properly evacuate
the heat out of the silicon. By increasing PCB area,
especially around IN and OUT pins, the R
q
JA
of the package
can be decreased, allowing higher power dissipation.
Figure 14. Routing Example: 2 oz, 4 layers with vias across 2 internal inners.
Example of application definition.
T
J
* T
A
+ R
qJA
P
D
+ R
qJA
R
DS(on)
I
2
T
J
: junction temperature.
T
A
: ambient temperature.
R
q
= Thermal resistance between IC and air, through PCB.
R
DS(on)
: intrinsic resistance of the IC Mosfet.
I: load DC current.
Taking into account of R
q
obtain with:
1 oz, 2 layers: 100°C/W.
At 3 A, 25°C ambient temperature, R
DS(on)
20 mW @ Vin
5 V, the junction temperature will be:
T
J
+ T
A
) R
q
P
D
+ 25 ) (0.024 3
2
) 100 + 43
o
C
Taking into account of R
q
obtain with:
2 oz, 4 layers: 60°C/W.
At 3 A, 65°C ambient temperature, R
DS(on)
24 mW @ Vin
5 V, the junction temperature will be:
T
J
+ T
A
) R
q
P
D
+ 65 ) (0.024 3
2
) 60 + 78
o
C
ORDERING INFORMATION
Device Marking Option Package Shipping
NCP337FCT2G AC Auto discharge WLCSP 1 x 1.5 mm 3000 Tape / Reel
NCP336FCT2G AF Without Autodischarge WLCSP 1 x 1.5 mm 3000 Tape / Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
NCP336, NCP337
http://onsemi.com
9
PACKAGE DIMENSIONS
WLCSP6, 1.00x1.50
CASE 567FH
ISSUE O
SEATING
PLANE
0.05 C
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL
CROWNS OF SOLDER BALLS.
2X
DIM
A
MIN MAX
0.54
MILLIMETERS
A1
D 1.00 BSC
E
b 0.29 0.34
e 0.50 BSC
0.63
D
E
A
B
PIN A1
REFERENCE
eD
A0.05 BC
0.03
C
0.05 C
6X
b
123
C
B
A
0.05 C
A
A1
A2
C
0.22 0.28
1.50 BSC
0.50
0.25
6X
DIMENSIONS: MILLIMETERS
*For additional information on our PbFree strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
SOLDERING FOOTPRINT*
0.05 C
2X
TOP VIEW
SIDE VIEW
BOTTOM VIEW
NOTE 3
eE
A2 0.33 REF
RECOMMENDED
A1
PACKAGE
OUTLINE
eD/2
PITCH
0.50
PITCH
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks,
copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/PatentMarking.pdf. SCILLC
reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without
limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC
does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture
of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 8002829855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81358171050
NCP336/D
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 3036752175 or 8003443860 Toll Free USA/Canada
Fax: 3036752176 or 8003443867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative

NCP336FCT2GEVB

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
EVAL BOARD NCP336FCT2G
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet