16
FN6486.2
September 8, 2015
keeping the power blocks disabled. Once the V
CC
rises
above UVLO, the POWER OK signal given to the I
2
C
interface block will be HIGH, the I
2
C interface becomes
operative and the SRs can be configured by the main
microprocessor. About 400mV of hysteresis is provided in the
UVLO threshold to avoid false triggering of the Power-On
reset circuit. (I
2
C comes up with EN = 0; EN goes HIGH at the
same time as (or later than) all other I
2
C data for that PWM
becomes valid).
ADDRESS Pin
Connecting this pin to GND the chip I
2
C interface address is
0001000, but, it is possible to choose between four different
addresses simply by setting this pin at one of the four fixed
voltage levels, as shown in Table 19.
I
2
C Electrical Characteristics
I
2
C Bit Description
TABLE 19. ADDRESS PIN CHARACTERISTICS
V
ADDR
ADDR1 ADDR0
V
ADDR
-1
“0001000”
00
V
ADDR
-2
“0001001”
01
V
ADDR
-3
“0001010”
10
V
ADDR
-4
“0001011”
11
TABLE 20. I
2
C SPECIFICATIONS
PARAMETER TEST CONDITION MIN TYP MAX
Input Logic High, VIH SDA, SCL 2.0V
Input Logic Low, VIL SDA, SCL 0.8V
Input Logic Current, IIL SDA, SCL;
0.4V < V
DD
< 3.3V
10A
Input Hysterisis SDA, SCL 165mV 200mV 235mV
SCL Clock Frequency 0 100kHz 400kHz
TABLE 21.
BIT NAME DESCRIPTION
EN1, EN2 ENable output for Channels 1 and 2
VTOP1, VTOP2 Voltage TOP Select ie 18V/19V for Channels 1 and 2
VBOT1, VBOT2 Voltage BOTtom Select, i.e. 13V/14V for Channels 1 and 2
ENT1, ENT2 ENable Tone for Channels 1 and 2
MSEL1, MSEL2 Modulation SELect for Channels 1 and 2
TFR1, TFR2 Tone Frequency and Rise time select for Channels 1 and 2
DCL1, DCL2 Dynamic Current Limit select for Channels 1 and 2
VSPEN1, VSPEN2 Voltage Select Pin ENable for Channels 1 and 2
ISELH1, SELH2 and ISELL1,
ISELL2, ISEL1R, ISEL2R
Current limit “I” SELect High and Low bits for Channels 1 and 2
OTF Over-Temperature Fault bit
CABF1, CABF2 CABle Fault or open status bit for Channels 1 and 2
OUVF1, OUVF2 Over and Undervoltage Fault status bit for Channels 1 and 2
OLF1, OLF2 Over Load Fault status bit for Channels 1 and 2
BCF1, BCF2 Backward Current Fault bit for Channels 1 and 2
TTH1, TTH2 Tone THreshold is the OR of the signal pin TXT1, TXT2
ISL6422B
17
FN6486.2
September 8, 2015
About Intersil
Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products
address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product
information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make
sure that you have the latest revision.
DATE REVISION CHANGE
September 8, 2015 FN6486.2 Added Rev History beginning with Rev 2.
Added About Intersil Verbiage
Updated Ordering Information on page 1
ISL6422B
18
FN6486.2
September 8, 2015
ISL6422B
Package Outline Drawing
L40.6x6
40 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 3, 10/06
located within the zone indicated. The pin #1 indentifier may be
Unless otherwise specified, tolerance : Decimal ± 0.05
Tiebar shown (if present) is a non-functional feature.
The configuration of the pin #1 identifier is optional, but must be
between 0.15mm and 0.30mm from the terminal tip.
Dimension b applies to the metallized terminal and is measured
Dimensions in ( ) for Reference Only.
Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
6.
either a mold or mark feature.
3.
5.
4.
2.
Dimensions are in millimeters.1.
NOTES:
(4X)
0.15
INDEX AREA
PIN 1
A
6.00
B
6.00
31
36X
0.50
4.5
4X
40
PIN #1 INDEX AREA
BOTTOM VIEW
40X 0 . 4 ± 0 . 1
20
B0.10
11
MAC
4
21
4 . 10 ± 0 . 15
0 . 90 ± 0 . 1
C
SEATING PLANE
BASE PLANE
0.08
0.10
SEE DETAIL "X"
C
C
0 . 00 MIN.
DETAIL "X"
0 . 05 MAX.
0 . 2 REF
C
5
SIDE VIEW
1
10
30
TYPICAL RECOMMENDED LAND PATTERN
( 5 . 8 TYP )
( 4 . 10 )
( 36X 0 . 5 )
( 40X 0 . 23 )
( 40X 0 . 6 )
6
6
TOP VIEW
0 . 23 +0 . 07 / -0 . 05

ISL6422BERZ-T

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Switching Voltage Regulators DL LNB SUPPLY + CONT VAGEG W/I2C
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet