PI74SSTVF16857
14-Bit Registered Buffer
6
PS8656A 05/27/03
V
DD
2=
.
V5V2.0±V
DD
2=
.
V6V1.0±
stinU
.niM.xaM.niM.xaM
kcolcfycneuqerFkcolC072072zHM
t
W
noitaruDesluP5.25.2
sn
t
tca
emitevitcastupnilaitnereffiD
)5(
2222
t
tcani
emitevitcanistupnilaitnereffidetarwelstuptuO
)6(
2222
t
US
etarwelstsaf,emitputeS
)9,7(
KC,KCerofebataD
57.057.0
etarwelswols,emitputeS
)9,8(
9.09.0
t
h
etarwelstsaf,emitdloH
)9,7(
KC,KCerofebataD
57.057.0
etarwelswols,emitdloH
)9,8(
9.09.0
retemaraP
morF
)tupnI(
oT
)tuptuO(
V
DD
V2.0±V5.2=
stinU
.niM.pyT.xaM
f
xam
012zHM
t
dp
KLC,KLCQ1.12.2
sn
t
lhp
TESERQ 0.5
Timing Requirements (over recommended operating free-air temperature range, unless otherwise noted)
Switching Characteristics for PC1600 ~ PC2700
(over recommended operating free-air temperature range, unless otherwise noted.)
(See test circuits and switching waveforms).
Notes:
5. Data inputs must be held low for a minimum time of t
act
min , after RESET is taken high
6. Data and clock inputs must be held at valid levels (not floating) for a minimum time of t
inact
min, after RESET is taken low.
7. Data signal input slew rate ≥ 1 V/ns
8. Data signal input slew rate ≥ 0.5V/ns and <1V/ns
9. CLK, CLK input slew rates are ≥ 1 V/ns.
↑
↑
↑
↑
retemaraP
morF
)tupnI(
oT
)tuptuO(
V
DD
V1.0±V6.2=
stinU
.niM.pyT.xaM
f
xam
012zHM
t
dp
KLC,KLCQ1.12.2
sn
t
lhp
TESERQ 0.5
Switching Characteristics for PC3200
(over recommended operating free-air temperature range, unless otherwise noted.)
(See test circuits and switching waveforms).
