Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
8737AGI-11LFT
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
LOW SKEW ÷1/÷2
DIFFERENTIAL-T
O- 3.3V L
VPECL CLOCK GENERA
T
OR
8737I-11 D
A
T
A SHEET
10
REVISION C 7/16/15
3.
Calculations and Equations.
L
VPECL output dr
iv
er circuit and ter
mination are shown in
Figure 4.
T
o calculate worst case pow
er dissipation into the load, use the following equations which assume a 50
Ω
load, and a
termination
voltage of
V
CC
- 2V
.
•
For logic high,
V
OUT
=
V
OH_MAX
=
V
CC_MAX
– 0.9V
(V
CC_MAX
-
V
OH_MAX
)
=
0.9V
•
For logic low
, V
OUT
=
V
OL_MAX
=
V
CC_MAX
– 1.7V
(V
CC_MAX
-
V
OL_MAX
)
=
1.7V
Pd_H is power dissipation when the output driv
es high.
Pd_L is the power dissipation when the output driv
es low
.
Pd_H = [(V
OH_MAX
– (V
CC_MAX
- 2V))/R
L
] * (V
CC_MAX
- V
OH_MAX
) = [(2V - (V
CC_MAX
-
V
OH_MAX
))
/R
L
] * (V
CC_MAX
- V
OH_MAX
) =
[(2V - 0.9V)/50
Ω
] * 0.9V =
19.8mW
Pd_L = [(V
OL_MAX
– (V
CC_MAX
- 2V))/R
L
] * (V
CC_MAX
- V
OL_MAX
) = [(2V - (V
CC_MAX
-
V
OL_MAX
))
/R
L
] * (V
CC_MAX
- V
OL_MAX
) =
[(2V - 1.7V)/50
Ω
] * 1.7V =
10.2mW
T
otal P
ower Dissipation per output pair = Pd_H + Pd_L =
30mW
F
IGURE
4.
L
VPECL D
RIVER
C
IRCUIT
AND
T
ERMINA
TION
REVISION C 7/16/15
8737I-11 D
A
T
A SHEET
11
LOW SKEW ÷1/÷2
DIFFERENTIAL-T
O- 3.3V L
VPECL CLOCK GENERA
T
OR
R
ELIABILITY
I
NFORMA
TION
T
RANSIST
OR
C
OUNT
The transistor count f
or 8737I-11 is:
510
T
ABLE
7.
θ
JA
VS
. A
IR
F
LO
W
T
ABLE
FOR
20 L
EAD
TSSOP
θ
JA
by
V
elocity (Linear Feet per Minute)
0 200
500
Single-La
yer PCB
, JEDEC Standard
T
est Boards
114.5°C/W
98.0°C/W
88.0°C/W
Multi-La
yer PCB
, JEDEC Standard
T
est Boards
73.2°C/W
66.6°C/W
63.5°C/W
NO
TE:
Most moder
n PCB designs use multi-la
yered boards
.
The data in the second row per
tains to most designs
.
LOW SKEW ÷1/÷2
DIFFERENTIAL-T
O- 3.3V L
VPECL CLOCK GENERA
T
OR
8737I-11 D
A
T
A SHEET
12
REVISION C 7/16/15
P
A
CKAGE
O
UTLINE
- G S
UFFIX
FOR
20 L
EAD
TSSOP
T
ABLE
8.
P
ACKA
GE
D
IMENSIONS
Reference Document:
JEDEC Pub
lication 95, MO-153
SYMBOL
Millimeters
Minimum
Maxim
um
N2
0
A
--
1.20
A1
0.05
0.15
A2
0.80
1.05
b
0.19
0.30
c
0.09
0.20
D
6.40
6.60
E
6.40 BASIC
E1
4.30
4.50
e
0.65 BASIC
L
0.45
0.75
α
0°
8°
aaa
--
0.10
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
8737AGI-11LFT
Mfr. #:
Buy 8737AGI-11LFT
Manufacturer:
IDT
Description:
Clock Generators & Support Products 1:4 LVPECL Fanout Buffer
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
8737AGI-11LF
8737AGI-11LFT