[AK4103A]
MS0251-E-01 2009/01
- 16 -
LRCK
BICK
SDTI(i)
012 31 0 1
23:MSB, 0:LSB
Lch Data
Rch Data
21 2322 2131 0 1 2 2322
23 222
30
1 001
30
212223 21 2 23 22
Figure 12. Mode 4/6 Timing
Mode 4: LRCK, BICK: Input
Mode 6: LRCK, BICK: Output
LRCK
BICK
SDTI(i)
012 31 0 1
23:MSB, 0:LSB
Lch Data
Rch Data
233231 0 1 233
23 22
24
1 0
24
32 23
22
2 01212223
22
Figure 13. Mode 5/7 Timing
Mode 5: LRCK, BICK: Input
Mode 7: LRCK, BICK: Output
[AK4103A]
MS0251-E-01 2009/01
- 17 -
Sampling frequency setting
Bits 3-0 of Channel Status Byte 3 in consumer mode can be set by FS3-0 pins. Also bits 7-6 of Channel Status Byte 0
and bits 6-3 of Channel Status Byte 4 in professional mode can be set by FS3-0 pins.
FS[3:0]
Sampling
Frequency
Byte 3
Bits 3-0
0000 44.1kHz 0000
0001 Not Indicated 0001
0010 48kHz 0010
0011 32kHz 0011
0100 22.05kHz 0100
0101 Reserved 0101
0110 24kHz 0110
0111 Reserved 0111
1000 88.2kHz 1000
1001 Reserved 1001
1010 96kHz 1010
1011 Reserved 1011
1100 176.4kHz 1100
1101 Reserved 1101
1110 192kHz 1110
1111 Reserved 1111
Table 4. Sampling frequency setting (Consumer mode)
FS[3:0]
Sampling
Frequency
Byte 0
Bits 7-6
Byte 4
Bits 6-3
0000 Not Defined 00 0000
0001 44.1kHz 01 0000
0010 48kHz 10 0000
0011 32kHz 11 0000
0100 Not Defined 00 0000
0101 Not Defined 00 0000
0110 Not Defined 00 0000
0111 Not Defined 00 0000
1000 For vectoring 00 1000
1001 22.05kHz 00 1001
1010 88.2kHz 00 1010
1011 176.4kHz 00 1011
1100 192kHz 00 0011
1101 24kHz 00 0001
1110 96kHz 00 0010
1111 Not Defined 00 1111
Table 5. Sampling frequency setting (Professional mode)
[AK4103A]
MS0251-E-01 2009/01
- 18 -
Data Transmission Format
Data transmitted on the TX outputs is formatted in blocks as shown in
Figure 14. Each block consists of 192 frames. A
frame of data contains two sub-frames. A sub-frame consists of 32 bits of information. Each data bit received is coded
using a bi-phase mark encoding as a two binary state symbol. The preambles violate bi-phase encoding so they may be
differentiated from data. In bi-phase encoding, the first state of an input symbol is always the inverse of the last state of
the previous data symbol. For a logic “0”, the second state of the symbol is the same as the first state. For a “1”, the
second state is the opposite of the first.
Figure 15 illustrates a sample stream of 8 data bits encoded in 16 symbol states.
Frame 191 Frame 0 Frame 1
Sub-frame Sub-frame
M
Channel 1 W Channel 2 B Channel 1 W Channel 2 M Channel 1 W Channel 2
Figure 14. Block format
0 1 1 0 0 0 1 0
Figure 15. A biphase-encoded bit stream
The sub-frame is defined in
Figure 16 below. Bits 0-3 of the sub-frame represent a preamble for synchronization. There
are three preambles. The block preamble, B, is contained in the first sub-frame of Frame 0. The channel 1 preamble, M,
is contained in the first sub-frame of all other frames. The channel 2 preamble, W, is contained in all of the second sub-
frames.
Table 6 below defines the symbol encoding for each of the preambles. Bits 4-27 of the sub-frame contain the 24 bit
audio sample in 2’s complement format with bit 27 as the most significant bit. For 16 bit mode, Bits 4-11 are all 0. Bit
28 is the validity flag. This is “H” if the audio sample is unreliable. Bit 29 is a user data bit. Frame 0 contains the first
bit of a 192 bit user data word. Frame 191 contains the last bit of the user data word. Bit 30 is a channel status bit.
Again frame 0 contains the first bit of the 192 bit word with the last bit in frame 191. Bit 31 is an even parity bit for bits
4-31 of the sub-frame.
Sync P
C
UV
L M
S Audio sample S
B B
0 3 4 27 28 29 30 31
Figure 16. Sub-frame format
The block of data contains consecutive frames transmitted at a state-bit rate of 64 times the sample frequency, fs. For
stereophonic audio, the left or A channel data is in channel 1 while the right or B data is in channel 2. For monophonic
audio, channel 1 contains the audio data.
Preamble Preceding state = 0 Preceding state = 1
B 11101000 00010111
M 11100010 00011101
W 11100100 00011011
Table 6. Sub-frame preamble encoding

AK4103AVF

Mfr. #:
Manufacturer:
Description:
IC TX DGTL AUD QD 192KHZ 24VSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet