12
Integrated
Circuit
Systems, Inc.
ICS954101
0815G—12/02/08
I
2
C Table: Read-Back Register
Pin # Nam
Control Function T
e0 1 PWD
Bit 7
CPUCLK2/RCCLK7 Enable Output Enable RW DISABLE ENABLE 1
Bit 6
SRCCLK6 Enable Output Enable RW DISABLE ENABLE 1
Bit 5
SRCCLK5 Enable Output Enable RW DISABLE ENABLE 1
Bit 4
SRCCLK4 Enable Output Enable RW DISABLE ENABLE 1
Bit 3
SRCCLK3 Enable Output Enable RW DISABLE ENABLE 1
Bit 2
SRCCLK2 Enable Output Enable RW DISABLE ENABLE 1
Bit 1
SRCCLK1 Enable Output Enable RW DISABLE ENABLE 1
Bit 0
I
2
C Table: Spreading and Device Behavior Control Register
Pin # Nam
Control Function T
e0 1 PWD
Bit 7
PCI_F0 Enable Output Enable RW Disable Enable 1
Bit 6
DOT_96MHz Output Enable RW Disable Enable 1
Bit 5
USB_48MHz Enable Output Enable RW Disable Enable 1
Bit 4
REFOUT Enable Output Enable RW Disable Enable 1
Bit 3
1
Bit 2
CPUT1/CPUC1 Output Enable RW Disable Enable 1
Bit 1
CPUT0/CPUC0 Output Enable RW Disable Enable 1
Bit 0
Spread Spectrum Mode Spread Off RW SPREAD OFF
SPREAD
ON
0
I
2
C Table: Output Control Register
Pin # Nam
Control Function T
e0 1 PWD
Bit 7
PCICLK5 Output Enable RW Disable Enable 1
Bit 6
PCICLK4 Output Enable RW Disable Enable 1
Bit 5
PCICLK3 Out
ut Enable RW Disable Enable 1
Bit 4
PCICLK2 Out
ut Enable RW Disable Enable 1
Bit 3
PCICLK1 Out
ut Enable RW Disable Enable 1
Bit 2
PCICLK0 Output Enable RW Disable Enable 1
Bit 1
PCI_F2 Enable Output Enable RW Disable Enable 1
Bit 0
PCI_F1 Enable Output Enable RW Disable Enable 1
I
2
C Table: Output Control Register
Pin # Nam
Control Function T
e0 1 PWD
Bit 7
CPU_ITP/SRCCLK7 RW Free-Running Stoppable 0
Bit 6
SRCCLK6 RW Free-Runnin
Stoppable 0
Bit 5
SRCCLK5 RW Free-Running Stoppable 0
Bit 4
SRCCLK4 RW Free-Runnin
Stoppable 0
Bit 3
SRCCLK3 RW Free-Running Stoppable 0
Bit 2
SRCCLK2 RW Free-Runnin
Stoppable 0
Bit 1
SRCCLK1 RW Free-Running Stoppable 0
Bit 0
0
54
4
3
56
55
30,31
26,27
32,33
9
B
te 0
35,36
32,33
30,31
26,27
24,25
22,23
19,20
B
te 2
5
10
24,25
22,23
19,20
-
43,44
-
40,41
12
52
B
te 3
Free-Running
Control
default:
not affected by
PCI/SRC_STOP
(Byte 6, bit 3)
RESERVED
RESERVED-
B
te 1
54
14,15
RESERVED
35,35