MITSUBISHI SEMICONDUCTOR <Dual-In-Line Package Intelligent Power Module>
PS22053
TRANSFER-MOLD TYPE
INSULATED TYPE
May 2005
Fig. 2 INTERNAL FUNCTIONS BLOCK DIAGRAM (TYPICAL APPLICATION EXAMPLE)
Z : ZNR (Surge absorber)
C : AC filter (Ceramic capacitor 2.2~6.5nF)
(Protection against common-mode noise)
Note1: To prevent input signals oscillation, an RC coupling at each input terminal is recommended.
2: By virtue of integrating HVIC inside the module, direct coupling to MCU terminals without any opto-coupler or transformer isolation is possible.
3: Fo output is open drain type. The signal line should be pulled up to the positive side of a 5V supply with an approximate 10kΩ resistor.
4: The wiring between the power DC-link capacitor and the P/N1 terminals should be as short as possible to protect DIP-IPM against catastrophic high
surge voltage. For extra precaution, a small film type snubber capacitor (0.1~0.22µF, high voltage type) is recommended to mount closely to the
P and N1 terminals.
5: Fo output pulse width (t
FO
) should be determined by connecting external capacitor between CFO and V
NC
terminals. (Example : t
FO
=2.4ms(typ.)
at C
FO
=22nF)
6: High voltage (1200V or more) and fast recovery type (less than 100ns) diodes should be used for the bootstrap circuit.
7: It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction.
8: To prevent LVIC from surge destruction, it is recommended to mount a fast recovery type diode between V
NC
and NU, NV, NW terminals.
CBU–
CBU+
CBV–
CBV+
CBW–
CBW+
F
O
CFO
M
(Note 7)
DIP-IPM
C2
C1
(Note 4)
Z
(15V line)
V
D
V
NC
C
H-side IGBT
S
L-side IGBT
S
W
V
U
P
N
1
NW
NV
NU
High-side input (PWM)
(5V line) (Note 1,2)
(Note 6)
AC line output
Input signal
conditioning
Level shifter
Drive circuit
Protection
circuit (UV)
Input signal
conditioning
Input signal
conditioning
circuit (UV)
Protection
circuit (UV)
Drive circuit Drive circuit
Level shifter Level shifter
Protection
Drive circuit
Input signal conditioning
Fo logic
Protection
circuit
Control supply
Under-Voltage
protection (UV)
AC line input
Inrush current
limiter circuit
(5V line) (Note 1, 2)
Fault output (5V line)
(Note 3, 5)
Low-side input (PWM)
C1 : Tight tolerance, temp-compensated electrolytic type
C2 : 0.22~2µF R-category ceramic capacitor for noise filtering
(Note : The capacitance depends on the PWM control
scheme used in the applied system.)
(Note 8)
V
NC
CIN
Fig. 3 EXTERNAL PART OF THE DIP-IPM PROTECTION CIRCUIT
Note1: In the recommended external protection circuit, please select the RC time
constant in the range 1.5~2.0µs.
2: To prevent erroneous protection operation, the wiring of A, B, C should be
as short as possible.
Drive circuit
Drive circuit
Protection circuit
SC protection
trip level
I
C
(A)
t
w
(µs)
2
0
Short Circuit Protective Function (SC) :
SC protection is achieved by sensing the L-side DC-Bus current (through the external
shunt resistor) with a suitable filtering time (defined by the RC circuit).
When the sensed shunt voltage exceeds the SC trip-level, all the L-side IGBTs are turned
OFF and a fault signal (Fo) is output.
Since the SC fault may be repetitive, it is recommended to stop the system and check the fault,
when the Fo signal is received.
(Note 1)
(Note 2)
W
V
U
V
NC
CIN
A
P
N1
C
R
Shunt
resistor
External protection circuit
DIP-IPM
L-side IGBT
S
H-side IGBT
S
NU
NV
NW
B
C
Collector current
waveform
