NCV7704, NCV7714
www.onsemi.com
23
Table 10. GLOBAL STATUS BYTE CONTENT
FLT Global Fault Bit
0 No fault Condition
Failures of the Global Status Byte, bits [6:0] are always linked to the Global Fault Bit FLT. This bit
is generated by an OR combination of all failure bits of the device (RESB inverted). It is reflected
via the SO pin while CSB is held low and NO clock signal is present (before first positive edge of
SCLK). The flag will remain valid as long as CSB is held low. This operation does not cause the
Transmission error Flag in the Global Status Byte to be set. Signals TW and ULD can be masked
1 Fault Condition
TF SPI Transmission Error
0 No Error
If the number of clock pulses within the previous frame was unequal 0 (FLT polling) or 24. The
frame was ignored and this flag was set.
1 Error
RESB Reset Bar (Active low)
0 Reset
Bit is set to “0” after a Power−on−Reset or a stuck−at−1 fault at SI (SPI−input data = FFFFFFh)
has been detected. All outputs are disabled.
1 Normal Operation
TSD Overtemperature Shutdown
0 No Thermal Shutdown
Thermal Shutdown Status indication. In case of a Thermal Shutdown, all output drivers including
the charge pump output are deactivated (high impedance). The TSD bit has to be cleared thru a
SW reset to reactivate the output drivers and the chargepump output.
1 Thermal Shutdown
TW Thermal Warning
0 No Thermal Warning
This bit indicates a pre−warning level of the junction temperature. It is maskable by the
Configuration Register (CONFIG.NO_TW).
1 Thermal Warning
UOV_OC VS Monitoring, Overcurrent Status
0 No Fault
This bit represents a logical OR combination of under−/overvoltage signals (VS) and overcurrent
signals.
1 Fault
ULD Underload
0 No Underload
This bit represents a logical OR combination of all underload signals. It is maskable by the
Configuration Register (CONFIG.NO_ULDx). It is also possible to deactivate this flag for HS1 or
LS1, only (CONFIG.NO_ULD_HS1/LS1).
1 Underload
NRDY Not Ready
0 Device Ready
After transition from Standby to Active mode, an internal timer is started to allow the internal
chargepump to settle before any outputs can be activated. This bit is cleared automatically after
the startup is completed.
1 Device Not Ready
