Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
AT45DB642-TC
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P36
P37-P37
31
AT45DB642
1638F
–
DFLSH
–
09/02
Det
ail
ed
P
aral
l
el
Rea
d T
im
ing
– S
P
I
Mode
3
Con
t
inuo
us
A
rr
ay Re
ad
(
O
pco
de
:
E8
H)
Bu
rst
Arra
y Rea
d with S
ynch
r
ono
us
D
ela
y (
Opcode
: E
9H)
I/O7-I/O0
(INPUT)
CMD
ADDR
XXX
CS
I/O7-I/O0
(OUTPUT)
CLK
12
63
64
65
66
67
HIGH IMPEDANCE
DATA
DATA
DATA
DATA
DATA
DATA
DATA
DATA
DATA
BYTE 0
OF
PAGE n+1
BYTE 1055
OF
PAGE n
tSU
tV
DATA OUT
I/O7-I/O0
(INPUT)
CMD
ADDR
XXX
CS
I/O7-I/O0
(OUTPUT)
CLK
HIGH IMPEDANCE
DATA
DATA
DATA OUT
tSU
tV
12
63
64
65
66
1
2
31
32
33
32 CLOCKS
DATA
DATA
DATA
DATA
BYTE 1055
OF
PAGE n
BYTE 0
OF
PAGE n+1
DON'T CARE
32
AT45DB642
1638F
–
DFLSH
–
09/0
2
De
tai
led P
aralle
l Re
ad
Timing
– SPI M
od
e 3 (
Con
tin
ue
d)
Main M
em
ory P
age Read
(Opcod
e: D2H)
Bu
ffer
Read (Op
code: D
4H
or D6H)
Stat
us
Register
Read (Op
code: D
7H)
I/07-I/O0
(INPUT)
CMD
ADDR
ADDR
ADDR
X
XXX
CS
I/07-I/O0
(OUTPUT)
CLK
12345
61
62
63
64
65
66
67
XX
HIGH IMPEDANCE
DATA
DATA
DATA
DATA OUT
COMMAND OPCODE
tSU
tV
DATA
68
I/O7-I/O0
(INPUT)
CMD
ADDR
ADDR
ADDR
X
CS
I/O7-I/O0
(OUTPUT)
CLK
12345678
HIGH IMPEDANCE
DATA
DATA
DATA
DATA OUT
tSU
tV
DATA
9
I/O7-I/O0
(INPUT)
CMD
CS
I/O7-I/O0
(OUTPUT)
CLK
1
234
HIGH
IMPEDANCE
HIGH
IMPEDANCE
DATA
DATA
DATA
STATUS REGISTER
OUTPUT
tSU
tV
33
AT45DB642
1638F
–
DFLSH
–
09/02
Figu
re
1
.
Algorithm for Programm
ing or Reprogram
ming of the Entire Array Sequent
ially
Notes:
1.
This type
of a
lgorithm i
s used
f
or app
l
icat
ions
in which
the
entir
e arra
y
is
progr
ammed
sequential
ly
, filli
ng t
he arr
ay
page-b
y
-
page.
2.
A page can
be writt
en usin
g eit
her a Main
Memory P
age Pr
ogra
m
operat
ion o
r a Buf
f
er Write ope
ra
tion f
o
llo
wed b
y a Buf
fe
r
to Mai
n Memory P
age Pr
ogra
m oper
ati
on.
3.
The
algorith
m
abov
e
shows
the
progr
amming
of
a
single
page.
The
algo
r
it
hm
wi
ll
be
repeat
ed
sequent
iall
y
f
or
each
page
w
ith
in
the
e
n
tire
arr
ay
.
START
MAIN MEMORY PAGE PROGRAM
THROUGH BUFFER
(82H, 85H)
END
provide address
and data
BUFFER WRITE
(84H, 87H)
BUFFER TO MAIN
MEMORY PAGE PROGRAM
(83H, 86H)
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P36
P37-P37
AT45DB642-TC
Mfr. #:
Buy AT45DB642-TC
Manufacturer:
Microchip Technology / Atmel
Description:
NOR Flash 64M bit
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
AT45DB642-TI
AT45DB642-TC